US20060261879A1 - Temperature sensor circuit and system - Google Patents
Temperature sensor circuit and system Download PDFInfo
- Publication number
- US20060261879A1 US20060261879A1 US11/130,946 US13094605A US2006261879A1 US 20060261879 A1 US20060261879 A1 US 20060261879A1 US 13094605 A US13094605 A US 13094605A US 2006261879 A1 US2006261879 A1 US 2006261879A1
- Authority
- US
- United States
- Prior art keywords
- temperature
- temperature sensor
- counter
- digital
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01K—MEASURING TEMPERATURE; MEASURING QUANTITY OF HEAT; THERMALLY-SENSITIVE ELEMENTS NOT OTHERWISE PROVIDED FOR
- G01K7/00—Measuring temperature based on the use of electric or magnetic elements directly sensitive to heat ; Power supply therefor, e.g. using thermoelectric elements
- G01K7/01—Measuring temperature based on the use of electric or magnetic elements directly sensitive to heat ; Power supply therefor, e.g. using thermoelectric elements using semiconducting elements having PN junctions
Definitions
- the disclosure relates to a system and method for sensing temperature.
- the performance of many integrated circuit components varies according to the temperature of the component.
- dynamic memory modules such as DRAM
- DRAM dynamic memory modules
- refreshing a dynamic memory module at a predetermined high rate can waste power if the rate is not demanded by the memory module temperature.
- the temperature of an integrated circuit may vary over time Moreover, because power usage is often at a premium in an integrated circuit, it is beneficial if a system or method for measuring the temperature conserves power.
- FIG. 1 is a block diagram of an integrated circuit incorporating a temperature sensor
- FIG. 2 is a block diagram of an embodiment of a temperature sensor
- FIG. 3 is a block diagram of an embodiment of a digital control module for use in a temperature sensor
- FIG. 4 is a flow chart illustrating a method of sensing the temperature of an integrated circuit.
- FIG. 5 is a block diagram of a variable reference current source for use in a temperature sensor.
- a method and system of sensing the temperature of an integrated circuit are presented.
- the method compares a first current that is proportional to the temperature reading of an integrated circuit to a reference current. While the first current is greater than the reference current, a counter is incremented, and the reference current is increased in response to incrementing the counter.
- a digital code based on the sensed temperature may be provided to other components of the integrated circuit.
- FIG. 1 is a block diagram of an integrated circuit 100 incorporating a temperature sensor.
- the integrated circuit 100 includes a temperature sensor 102 , a memory refresh circuit 104 , and a digital module 106 .
- the temperature sensor 102 is a low power circuit that uses an average of less than 10 microwatts of power.
- the temperature sensor 102 measures the temperature of the integrated circuit 100 and provides a digital temperature code (labeled TEMP CODE 1 ) based on the measured temperature to the memory refresh circuit 104 .
- the memory refresh circuit 104 determines a refresh rate for a dynamic memory module based on this digital temperature code.
- the temperature sensor 102 sends a second digital temperature code (labeled TEMP CODE 2 ) to the digital module 106 .
- the digital module 106 may be any digital circuitry on the integrated circuit 100 , including a microprocessor, data register, digital logic or other digital module.
- the digital module 106 uses the second digital temperature code in connection with the performance characteristics of the integrated circuit.
- the second digital temperature code can differ in size from the first digital temperature code.
- the first digital temperature code is 3 bits and the second digital temperature code is 4 bits.
- the temperature sensor 102 includes a proportional to absolute temperature (PTAT) device 200 .
- the PTAT device 200 produces an output that is proportional to the temperature of the integrated circuit 100 .
- This output is coupled to a current source 202 .
- the current source 202 produces a current at an output level that is based on the output of the PTAT device 200 . Accordingly, the PTAT device 200 and the current source 202 in combination produce a current that is proportional to a measured temperature of the integrated circuit 100 .
- the temperature sensor 102 further includes a variable reference current source 208 .
- the variable reference current source 208 is coupled to a digital control module 210 .
- the digital control module 210 controls the level of current produced by the variable reference current source 208 .
- the temperature based current produced by the current source 202 is provided as a source current to a node 216 .
- the current produced by the variable reference current source 208 is provided as a sink current to the node 216 .
- a comparator 204 is coupled to the node 216 and the current source 202 to provide a comparator signal that indicates a relationship between the source current and the sink current.
- the comparator signal produced by the comparator 204 remains in a first state (herein referred to as a READ state) when the level of current produced by the current source 202 is greater than the level of current produced by the variable reference current source 208 .
- the comparator signal produced by the comparator 204 is in a second state (herein referred to as a COMPLETE state) when the level of current produced by the current source 202 is less than the level of the variable reference current source 208 .
- a COMPLETE state a second state
- the comparator 204 transitions from a READ state to a COMPLETE state to indicate a substantial match between the outputs of the current source 202 and the variable reference current source 208 .
- An inverter 206 is coupled to the comparator 204 to receive the comparator signal and produce an inverted comparator signal output.
- the inverted comparator signal output is coupled to an input of the digital control module 210 .
- the digital control module 210 is able to control the level of current produced by the variable reference current source 208 .
- the digital control module 210 completes a temperature measurement and provides first and second digital temperature codes as outputs TEMP CODE 1 and TEMP CODE 2 .
- the digital temperature codes are based on the value of a digital counter that is stopped upon the transition of the comparator 204 from the READ state to the COMPLETE state.
- the digital control module 210 has a first clock input coupled to the clock 212 and a second clock input coupled to the clock 214 . In response to the clock 212 , the digital control module 210 provides a start signal to the PTAT device 200 and starts a temperature reading. In a particular embodiment, the digital control module 210 is in a powered down state prior to providing the start signal and returns to the powered down state after performing a temperature measurement and storing a temperature code.
- the digital control module 210 responds to the output of the clock 212 to generate the digital temperature codes.
- the clock 214 can be divided and a divided clock can drive digital elements within the digital control module 210 to conduct the temperature measurement.
- the clock 212 operates at a frequency of 10 Hz and the clock 214 operates at a rate of 24 MHz.
- the digital control module 210 includes a counter 300 and a start logic module 314 .
- the start logic module 314 receives a signal from the clock 212 indicating that a temperature reading should start.
- the start logic module 314 then sends a signal to the PTAT device 200 to generate its output and sends a signal to the counter 300 to reset and begin counting.
- the counter 300 is coupled to a clock divider 312 that is coupled to the clock 214 and divides the output of the clock 214 to an appropriate frequency to drive operation of the counter 300 .
- the counter 300 is further coupled to the output of the inverter 206 that transmits a feedback signal derived from the output of the comparator 204 . While the output of the comparator 204 is in the READ state, the counter 300 continues counting, at a rate determined by the output of the clock divider 312 . In response to the output of the comparator 204 transitioning to a COMPLETE state, the counter 300 is stopped.
- the counter 300 is coupled to a plurality of memory latch devices such as the latches 302 , 304 , 306 and 308 illustrated.
- the memory latch devices 302 , 304 , 306 and 308 are flip-flops. After the counter 300 has stopped after performing a temperature measurement, the counter 300 output is stored in the flip-flops 302 , 304 , 306 and 308 .
- the digital control module 210 further includes a counter decoder 310 .
- the counter decoder 310 has an input coupled to the output of inverter 206 and is responsive to the output of the counter 300 .
- the counter decoder 310 is further coupled to the variable reference current source 208 . If the output of the comparator 204 is in the READ state, the counter decoder 310 sends a signal to the variable reference current source 208 , incrementally increasing the level of current produced by the variable reference current source 208 in a stepwise manner.
- the current level of the variable reference current source 208 may be increased by adding individual current sources to a current summing node.
- the current level of the variable reference current source 208 is incremented in a step by step manner in response to each increment of the counter 300 until the comparator 204 detects a substantial match between the current source 202 and the counter controlled variable reference current source 208 . Upon detecting a match, the counter 300 is stopped and the counter value is stored as a digital code.
- the counter decoder 310 may increase the output of the variable reference current source 208 to a maximum level. If the counter decoder 310 determines that this maximum level has been reached and the counter 300 has not stopped counting, the counter decoder 310 can output a digital temperature code to the counter 300 . The counter 300 can then output this digital temperature code to memory latch devices 302 , 304 , 306 and 308 . In a particular embodiment, this digital temperature code is selected from an overflow temperature code or an underflow temperature code depending on the amount of current generated by the current source 202 .
- FIG. 4 a flow chart of a particular embodiment of a method for sensing temperature in an integrated circuit is illustrated.
- FIG. 4 begins with step 400 , where a start signal is received to start a temperature measurement. After the start signal has been received, a counter is started at step 402 .
- the current level based on a PTAT reference is compared to the current level of a variable current source controlled by the counter. If the current level of the variable current source is less than the current level based on a PTAT reference, the counter is incremented at step 405 and the variable reference current is increased at step 406 .
- the current comparison step 404 is then repeated.
- the counter is stopped, at step 408 .
- the stopped counter value is then stored at step 410 .
- the counter is a 4 bit counter and the three least significant bits are provided as a first digital code and all four bits are provided as a second digital code.
- the digital codes are determined at step 412 .
- the codes are determined according to the following table: Temperature range (degrees Celsius) 4 Bit Digital Code Less than ⁇ 40 0000 ⁇ 40 to ⁇ 30 0001 ⁇ 30 to ⁇ 20 0010 ⁇ 20 to ⁇ 10 0011 ⁇ 10 to 0 0100 0 to 15 0101 15 to 25 0110 25 to 35 0111 35 to 45 1000 45 to 55 1001 55 to 70 1010 70 to 85 1011 85 to 95 1100 95 to 105 1101 105 to 115 1110 115 to 125 1111
- the first digital code is provided to a memory refresh circuit and the second digital code is provided to a digital module at step 416 .
- variable reference current source 208 includes multiple current sources such as current source elements 1 -N 500 , 502 , 504 , and 506 that are connected to switches 1 -N 508 , 510 , 512 and 514 , respectively.
- the switches 508 , 510 , 512 and 514 are each coupled to a current summing node 516 . Accordingly, if the first switch 508 is closed, the current produced by the first current source element 500 is added to the current available at the current summing node 516 . In this manner, the current source elements 500 , 502 , 504 and 506 may be selectively summed together in an incremental manner.
- the switches 508 , 510 , 512 and 514 are controlled by the digital control module 210 .
- the counter decoder 310 is coupled to the switches 508 , 510 , 512 and 514 through a plurality of control signals. As the counter 300 moves from its initial state to a final state through a step by step digital count sequence, the counter decoder 310 selectively applies additional control signals to close the switches 508 , 510 , 512 and 514 and activate the current sources 500 , 502 , 504 and 506 , incrementally increasing the total current produced by the variable reference current source 208 corresponding to the digital count sequence provided by the counter 300 .
- the digital control module 210 can open the switches 508 , 510 , 512 and 514 , so that the variable reference current source 208 is in a proper initial state for subsequent temperature measurements. While only four current source elements 500 , 502 , 504 and 506 and four switches 508 , 510 , 512 and 514 have been shown for illustrative purposes, it should be understood that many additional current sources and switches may be used and controlled to provide greater resolution in temperature measurement and/or a wider range of temperature measurement.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
Abstract
Description
- The disclosure relates to a system and method for sensing temperature.
- The performance of many integrated circuit components varies according to the temperature of the component. For example, dynamic memory modules, such as DRAM, are refreshed at a higher rate as the temperature of the module increases. However, refreshing a dynamic memory module at a predetermined high rate can waste power if the rate is not demanded by the memory module temperature.
- Furthermore, the temperature of an integrated circuit may vary over time Moreover, because power usage is often at a premium in an integrated circuit, it is beneficial if a system or method for measuring the temperature conserves power.
- Accordingly, there is a need for an improved low power system and method that is capable of measuring the temperature in an integrated circuit.
-
FIG. 1 . is a block diagram of an integrated circuit incorporating a temperature sensor; -
FIG. 2 is a block diagram of an embodiment of a temperature sensor; -
FIG. 3 is a block diagram of an embodiment of a digital control module for use in a temperature sensor; -
FIG. 4 is a flow chart illustrating a method of sensing the temperature of an integrated circuit. -
FIG. 5 is a block diagram of a variable reference current source for use in a temperature sensor. - A method and system of sensing the temperature of an integrated circuit are presented. In a particular embodiment, the method compares a first current that is proportional to the temperature reading of an integrated circuit to a reference current. While the first current is greater than the reference current, a counter is incremented, and the reference current is increased in response to incrementing the counter. A digital code based on the sensed temperature may be provided to other components of the integrated circuit.
-
FIG. 1 is a block diagram of anintegrated circuit 100 incorporating a temperature sensor. Theintegrated circuit 100 includes atemperature sensor 102, a memory refresh circuit 104, and adigital module 106. In a particular embodiment, thetemperature sensor 102 is a low power circuit that uses an average of less than 10 microwatts of power. - The
temperature sensor 102 measures the temperature of the integratedcircuit 100 and provides a digital temperature code (labeled TEMP CODE 1) based on the measured temperature to the memory refresh circuit 104. In a particular embodiment, the memory refresh circuit 104 determines a refresh rate for a dynamic memory module based on this digital temperature code. In the illustrated example, thetemperature sensor 102 sends a second digital temperature code (labeled TEMP CODE 2) to thedigital module 106. Thedigital module 106 may be any digital circuitry on theintegrated circuit 100, including a microprocessor, data register, digital logic or other digital module. In a particular embodiment, thedigital module 106 uses the second digital temperature code in connection with the performance characteristics of the integrated circuit. The second digital temperature code can differ in size from the first digital temperature code. In a particular embodiment, the first digital temperature code is 3 bits and the second digital temperature code is 4 bits. - Referring to
FIG. 2 , a block diagram of a particular embodiment of thetemperature sensor 102 is illustrated. Thetemperature sensor 102 includes a proportional to absolute temperature (PTAT)device 200. ThePTAT device 200 produces an output that is proportional to the temperature of the integratedcircuit 100. This output is coupled to acurrent source 202. Thecurrent source 202 produces a current at an output level that is based on the output of thePTAT device 200. Accordingly, thePTAT device 200 and thecurrent source 202 in combination produce a current that is proportional to a measured temperature of the integratedcircuit 100. - The
temperature sensor 102 further includes a variable referencecurrent source 208. The variable referencecurrent source 208 is coupled to adigital control module 210. Thedigital control module 210 controls the level of current produced by the variable referencecurrent source 208. - The temperature based current produced by the
current source 202 is provided as a source current to anode 216. The current produced by the variable referencecurrent source 208 is provided as a sink current to thenode 216. Acomparator 204 is coupled to thenode 216 and thecurrent source 202 to provide a comparator signal that indicates a relationship between the source current and the sink current. The comparator signal produced by thecomparator 204 remains in a first state (herein referred to as a READ state) when the level of current produced by thecurrent source 202 is greater than the level of current produced by the variable referencecurrent source 208. The comparator signal produced by thecomparator 204 is in a second state (herein referred to as a COMPLETE state) when the level of current produced by thecurrent source 202 is less than the level of the variable referencecurrent source 208. Thus thecomparator 204 transitions from a READ state to a COMPLETE state to indicate a substantial match between the outputs of thecurrent source 202 and the variable referencecurrent source 208. - An
inverter 206 is coupled to thecomparator 204 to receive the comparator signal and produce an inverted comparator signal output. The inverted comparator signal output is coupled to an input of thedigital control module 210. - The
digital control module 210 is able to control the level of current produced by the variable referencecurrent source 208. When the output of thecomparator 204 transitions from the READ state to the COMPLETE state, thedigital control module 210 completes a temperature measurement and provides first and second digital temperature codes asoutputs TEMP CODE 1 andTEMP CODE 2. In a particular embodiment, the digital temperature codes are based on the value of a digital counter that is stopped upon the transition of thecomparator 204 from the READ state to the COMPLETE state. - The
digital control module 210 has a first clock input coupled to theclock 212 and a second clock input coupled to theclock 214. In response to theclock 212, thedigital control module 210 provides a start signal to thePTAT device 200 and starts a temperature reading. In a particular embodiment, thedigital control module 210 is in a powered down state prior to providing the start signal and returns to the powered down state after performing a temperature measurement and storing a temperature code. - The
digital control module 210 responds to the output of theclock 212 to generate the digital temperature codes. Theclock 214 can be divided and a divided clock can drive digital elements within thedigital control module 210 to conduct the temperature measurement. In a particular embodiment, theclock 212 operates at a frequency of 10 Hz and theclock 214 operates at a rate of 24 MHz. - Referring to
FIG. 3 , a particular embodiment of thedigital control module 210 is illustrated. Thedigital control module 210 includes acounter 300 and astart logic module 314. Thestart logic module 314 receives a signal from theclock 212 indicating that a temperature reading should start. Thestart logic module 314 then sends a signal to thePTAT device 200 to generate its output and sends a signal to thecounter 300 to reset and begin counting. Thecounter 300 is coupled to aclock divider 312 that is coupled to theclock 214 and divides the output of theclock 214 to an appropriate frequency to drive operation of thecounter 300. - The
counter 300 is further coupled to the output of theinverter 206 that transmits a feedback signal derived from the output of thecomparator 204. While the output of thecomparator 204 is in the READ state, thecounter 300 continues counting, at a rate determined by the output of theclock divider 312. In response to the output of thecomparator 204 transitioning to a COMPLETE state, thecounter 300 is stopped. - The
counter 300 is coupled to a plurality of memory latch devices such as thelatches memory latch devices counter 300 has stopped after performing a temperature measurement, thecounter 300 output is stored in the flip-flops - The
digital control module 210 further includes acounter decoder 310. Thecounter decoder 310 has an input coupled to the output ofinverter 206 and is responsive to the output of thecounter 300. Thecounter decoder 310 is further coupled to the variable referencecurrent source 208. If the output of thecomparator 204 is in the READ state, thecounter decoder 310 sends a signal to the variable referencecurrent source 208, incrementally increasing the level of current produced by the variable referencecurrent source 208 in a stepwise manner. The current level of the variable referencecurrent source 208 may be increased by adding individual current sources to a current summing node. The current level of the variable referencecurrent source 208 is incremented in a step by step manner in response to each increment of thecounter 300 until thecomparator 204 detects a substantial match between thecurrent source 202 and the counter controlled variable referencecurrent source 208. Upon detecting a match, thecounter 300 is stopped and the counter value is stored as a digital code. - In the event that the
integrated circuit 100 is in an extremely low or high temperature state, thecounter decoder 310 may increase the output of the variable referencecurrent source 208 to a maximum level. If thecounter decoder 310 determines that this maximum level has been reached and thecounter 300 has not stopped counting, thecounter decoder 310 can output a digital temperature code to thecounter 300. Thecounter 300 can then output this digital temperature code tomemory latch devices current source 202. - Referring to
FIG. 4 , a flow chart of a particular embodiment of a method for sensing temperature in an integrated circuit is illustrated.FIG. 4 begins withstep 400, where a start signal is received to start a temperature measurement. After the start signal has been received, a counter is started atstep 402. Atstep 404, the current level based on a PTAT reference is compared to the current level of a variable current source controlled by the counter. If the current level of the variable current source is less than the current level based on a PTAT reference, the counter is incremented atstep 405 and the variable reference current is increased atstep 406. Thecurrent comparison step 404 is then repeated. - If, at
step 404, the comparison indicates that the current level produced by the variable current source is greater than the current based on the PTAT reference, the counter is stopped, atstep 408. The stopped counter value is then stored atstep 410. In a particular embodiment, the counter is a 4 bit counter and the three least significant bits are provided as a first digital code and all four bits are provided as a second digital code. The digital codes are determined atstep 412. In a particular embodiment, the codes are determined according to the following table:Temperature range (degrees Celsius) 4 Bit Digital Code Less than −40 0000 −40 to −30 0001 −30 to −20 0010 −20 to −10 0011 −10 to 0 0100 0 to 15 0101 15 to 25 0110 25 to 35 0111 35 to 45 1000 45 to 55 1001 55 to 70 1010 70 to 85 1011 85 to 95 1100 95 to 105 1101 105 to 115 1110 115 to 125 1111 - In a particular embodiment, at
step 414 the first digital code is provided to a memory refresh circuit and the second digital code is provided to a digital module atstep 416. - Referring to
FIG. 5 , a particular embodiment of the variable referencecurrent source 208 is illustrated. The variable referencecurrent source 208 includes multiple current sources such as current source elements 1-N N switches node 516. Accordingly, if thefirst switch 508 is closed, the current produced by the firstcurrent source element 500 is added to the current available at the current summingnode 516. In this manner, thecurrent source elements - The
switches digital control module 210. Thecounter decoder 310 is coupled to theswitches counter 300 moves from its initial state to a final state through a step by step digital count sequence, thecounter decoder 310 selectively applies additional control signals to close theswitches current sources current source 208 corresponding to the digital count sequence provided by thecounter 300. - After a temperature reading is complete, the
digital control module 210 can open theswitches current source 208 is in a proper initial state for subsequent temperature measurements. While only fourcurrent source elements switches - The above disclosed subject matter is to be considered illustrative, and not restrictive, and the appended claims are intended to cover all such modifications, enhancements, and other embodiments which fall within the true spirit and scope of the present invention. Thus, to the maximum extent allowed by law, the scope of the present invention is to be determined by the broadest permissible interpretation of the following claims and their equivalents, and shall not be restricted or limited by the foregoing detailed description.
Claims (31)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/130,946 US7135909B1 (en) | 2005-05-17 | 2005-05-17 | Temperature sensor circuit and system |
US11/527,914 US7459955B2 (en) | 2005-05-17 | 2006-09-27 | Integrated circuit temperature sensing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/130,946 US7135909B1 (en) | 2005-05-17 | 2005-05-17 | Temperature sensor circuit and system |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/527,914 Division US7459955B2 (en) | 2005-05-17 | 2006-09-27 | Integrated circuit temperature sensing method |
Publications (2)
Publication Number | Publication Date |
---|---|
US7135909B1 US7135909B1 (en) | 2006-11-14 |
US20060261879A1 true US20060261879A1 (en) | 2006-11-23 |
Family
ID=37397684
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/130,946 Active US7135909B1 (en) | 2005-05-17 | 2005-05-17 | Temperature sensor circuit and system |
US11/527,914 Active US7459955B2 (en) | 2005-05-17 | 2006-09-27 | Integrated circuit temperature sensing method |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/527,914 Active US7459955B2 (en) | 2005-05-17 | 2006-09-27 | Integrated circuit temperature sensing method |
Country Status (1)
Country | Link |
---|---|
US (2) | US7135909B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070140315A1 (en) * | 2005-12-16 | 2007-06-21 | Micron Technology, Inc. | System and method for providing temperature data from a memory device having a temperature sensor |
US20070280023A1 (en) * | 2006-05-18 | 2007-12-06 | Thomas Happ | Phase change memory having temperature budget sensor |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100854463B1 (en) * | 2007-05-21 | 2008-08-27 | 주식회사 하이닉스반도체 | Temperature sensor circuit and semiconductor memory device |
CN101620012B (en) * | 2008-07-02 | 2011-04-06 | 南亚科技股份有限公司 | Temperature detector and use method thereof |
GB2506538B (en) * | 2009-07-28 | 2014-07-02 | Skyworks Solutions Inc | Process, voltage and temperature sensor |
EP2355358A1 (en) * | 2010-02-04 | 2011-08-10 | Nxp B.V. | An ADC, a temperature sensor, a non-contact transponder, and a method of converting analog signals to digital signals |
KR101132795B1 (en) * | 2010-02-25 | 2012-04-02 | 주식회사 하이닉스반도체 | Temperature sensor |
TWI522601B (en) * | 2013-05-24 | 2016-02-21 | Sitronix Technology Corp | Analog - to - digital conversion circuit with temperature sensing and its electronic device |
US9772232B2 (en) * | 2014-03-28 | 2017-09-26 | Darryl G. Walker | Semiconductor device having temperature sensor circuit that detects a temperature range upper limit value and a temperature range lower limit value |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563760A (en) * | 1990-09-24 | 1996-10-08 | U.S. Philips Corporation | Temperature sensing circuit |
US5886515A (en) * | 1997-02-19 | 1999-03-23 | U.S. Philips Corporation | Power semiconductor devices with a temperature sensor circuit |
US6078208A (en) * | 1998-05-28 | 2000-06-20 | Microchip Technology Incorporated | Precision temperature sensor integrated circuit |
US6483764B2 (en) * | 2001-01-16 | 2002-11-19 | International Business Machines Corporation | Dynamic DRAM refresh rate adjustment based on cell leakage monitoring |
US6531911B1 (en) * | 2000-07-07 | 2003-03-11 | Ibm Corporation | Low-power band-gap reference and temperature sensor circuit |
US6714473B1 (en) * | 2001-11-30 | 2004-03-30 | Cypress Semiconductor Corp. | Method and architecture for refreshing a 1T memory proportional to temperature |
US6756856B2 (en) * | 2001-05-31 | 2004-06-29 | Samsung Electronics Co., Ltd. | Clock generation circuits and integrated circuit memory devices for controlling a clock period based on temperature and methods for using the same |
US6778457B1 (en) * | 2003-02-19 | 2004-08-17 | Freescale Semiconductor, Inc. | Variable refresh control for a memory |
US6781908B1 (en) * | 2003-02-19 | 2004-08-24 | Freescale Semiconductor, Inc. | Memory having variable refresh control and method therefor |
US6783274B2 (en) * | 2002-10-24 | 2004-08-31 | Renesas Technology Corp. | Device for measuring temperature of semiconductor integrated circuit |
US6799889B2 (en) * | 2002-10-01 | 2004-10-05 | Wolfson Microelectronics, Ltd. | Temperature sensing apparatus and methods |
US6934645B2 (en) * | 2003-09-25 | 2005-08-23 | Infineon Technologies Ag | Temperature sensor scheme |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5619430A (en) * | 1995-10-10 | 1997-04-08 | Microchip Technology Inc. | Microcontroller with on-chip linear temperature sensor |
US6480127B1 (en) * | 2001-09-27 | 2002-11-12 | National Semiconductor Corporation | Input sub-ranging converter system for sampling semiconductor temperature sensors |
JP3721119B2 (en) * | 2001-11-08 | 2005-11-30 | 株式会社東芝 | Temperature sensor |
JP2004085384A (en) * | 2002-08-27 | 2004-03-18 | Seiko Epson Corp | Temperature sensor circuit, semiconductor integrated circuit, and its regulating method |
KR100541824B1 (en) * | 2003-10-06 | 2006-01-10 | 삼성전자주식회사 | Temperature sensor circuit for use in semiconductor integrated circuit |
US7089146B1 (en) * | 2004-09-28 | 2006-08-08 | National Semiconductor Corporation | Apparatus and method for sub-ranging conversion for temperature sensing |
US7212064B1 (en) * | 2005-02-11 | 2007-05-01 | Transmeta Corporation | Methods and systems for measuring temperature using digital signals |
-
2005
- 2005-05-17 US US11/130,946 patent/US7135909B1/en active Active
-
2006
- 2006-09-27 US US11/527,914 patent/US7459955B2/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563760A (en) * | 1990-09-24 | 1996-10-08 | U.S. Philips Corporation | Temperature sensing circuit |
US5886515A (en) * | 1997-02-19 | 1999-03-23 | U.S. Philips Corporation | Power semiconductor devices with a temperature sensor circuit |
US6078208A (en) * | 1998-05-28 | 2000-06-20 | Microchip Technology Incorporated | Precision temperature sensor integrated circuit |
US6531911B1 (en) * | 2000-07-07 | 2003-03-11 | Ibm Corporation | Low-power band-gap reference and temperature sensor circuit |
US6483764B2 (en) * | 2001-01-16 | 2002-11-19 | International Business Machines Corporation | Dynamic DRAM refresh rate adjustment based on cell leakage monitoring |
US6756856B2 (en) * | 2001-05-31 | 2004-06-29 | Samsung Electronics Co., Ltd. | Clock generation circuits and integrated circuit memory devices for controlling a clock period based on temperature and methods for using the same |
US6714473B1 (en) * | 2001-11-30 | 2004-03-30 | Cypress Semiconductor Corp. | Method and architecture for refreshing a 1T memory proportional to temperature |
US6799889B2 (en) * | 2002-10-01 | 2004-10-05 | Wolfson Microelectronics, Ltd. | Temperature sensing apparatus and methods |
US6783274B2 (en) * | 2002-10-24 | 2004-08-31 | Renesas Technology Corp. | Device for measuring temperature of semiconductor integrated circuit |
US6778457B1 (en) * | 2003-02-19 | 2004-08-17 | Freescale Semiconductor, Inc. | Variable refresh control for a memory |
US6781908B1 (en) * | 2003-02-19 | 2004-08-24 | Freescale Semiconductor, Inc. | Memory having variable refresh control and method therefor |
US6862240B2 (en) * | 2003-02-19 | 2005-03-01 | Freescale Semiconductor, Inc. | Variable refresh control for a memory |
US6934645B2 (en) * | 2003-09-25 | 2005-08-23 | Infineon Technologies Ag | Temperature sensor scheme |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070140315A1 (en) * | 2005-12-16 | 2007-06-21 | Micron Technology, Inc. | System and method for providing temperature data from a memory device having a temperature sensor |
US7441949B2 (en) * | 2005-12-16 | 2008-10-28 | Micron Technology, Inc. | System and method for providing temperature data from a memory device having a temperature sensor |
US20070280023A1 (en) * | 2006-05-18 | 2007-12-06 | Thomas Happ | Phase change memory having temperature budget sensor |
US7460394B2 (en) * | 2006-05-18 | 2008-12-02 | Infineon Technologies Ag | Phase change memory having temperature budget sensor |
Also Published As
Publication number | Publication date |
---|---|
US20070018714A1 (en) | 2007-01-25 |
US7459955B2 (en) | 2008-12-02 |
US7135909B1 (en) | 2006-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7135909B1 (en) | Temperature sensor circuit and system | |
US6695475B2 (en) | Temperature sensing circuit and method | |
US7459983B2 (en) | Temperature detecting semiconductor device | |
US10003353B2 (en) | Time-based delay line analog comparator | |
US7990776B2 (en) | Semiconductor memory device with optimum refresh cycle according to temperature variation | |
US20130034121A1 (en) | Semiconductor memory device including temperature test circuit | |
US8482330B2 (en) | Temperature sensing circuit and method | |
KR100806608B1 (en) | Analog-digital converter, analog-digital converting method and on die thermal sensor in semiconductor memory device having analog-digital converter | |
US20080191681A1 (en) | Power supply voltage adjusting device | |
KR101132796B1 (en) | Temperature sensor | |
KR100834402B1 (en) | Odts(on die thermal sensor), method for generating thermal code of the odts, memory device which includes the odts | |
US7646661B2 (en) | Self-refresh control circuit for detecting current flowing from current generator and semiconductor device including same | |
US7372760B2 (en) | Semiconductor device and entry into test mode without use of unnecessary terminal | |
US20070110123A1 (en) | Digital temperature detection circuit for semiconductor device | |
KR102533348B1 (en) | Temperature sensing device and temperature-voltage converter | |
US10197455B2 (en) | Thermal oscillator | |
US9842645B2 (en) | Nonvolatile memory device including nonvolatile memory and resistance-time converter, and integrated circuit card including nonvolatile memory device | |
US7634746B1 (en) | Process corner estimation circuit with temperature compensation | |
KR20030078705A (en) | Device and method for outputting a refresh signal to a memory cell | |
CN109405993B (en) | Temperature detection circuit | |
CN108139763A (en) | Regulating circuit and circuit voltage regulation method | |
JPH07198762A (en) | Semiconductor integrated circuit device | |
US6856268B2 (en) | Control systems having an analog control unit that generates an analog value responsive to a digital value and having twice the resolution of the least significant bit of the digital value and methods of operating the same | |
JP2001036008A (en) | Semiconductor integrated circuit | |
CN113341232B (en) | High-precision capacitance detection method and detection circuit with self-adaptive measuring range |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SIGMATEL, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WILLIS, JOHN;REEL/FRAME:016581/0964 Effective date: 20050412 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: CITIBANK, N.A., NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;REEL/FRAME:021212/0372 Effective date: 20080605 Owner name: CITIBANK, N.A.,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;REEL/FRAME:021212/0372 Effective date: 20080605 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REFU | Refund |
Free format text: REFUND - SURCHARGE, PETITION TO ACCEPT PYMT AFTER EXP, UNINTENTIONAL (ORIGINAL EVENT CODE: R2551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: CITIBANK, N.A.,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:024079/0406 Effective date: 20100219 Owner name: CITIBANK, N.A., NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:024079/0406 Effective date: 20100219 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:024358/0439 Effective date: 20100413 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:024358/0439 Effective date: 20100413 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: ZENITH INVESTMENTS, LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SIGMATEL, L.L.C.;REEL/FRAME:034295/0072 Effective date: 20121213 |
|
AS | Assignment |
Owner name: APPLE INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZENITH INVESTMENTS, LLC;REEL/FRAME:034749/0791 Effective date: 20141219 |
|
AS | Assignment |
Owner name: SIGMATEL, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037355/0838 Effective date: 20151207 Owner name: SIGMATEL, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0734 Effective date: 20151207 Owner name: SIGMATEL, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0773 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:038017/0058 Effective date: 20160218 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:039361/0212 Effective date: 20160218 |
|
AS | Assignment |
Owner name: SIGMATEL, LLC, TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 037354 FRAME: 0773. ASSIGNOR(S) HEREBY CONFIRMS THE PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:039723/0777 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: PATENT RELEASE;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:039707/0471 Effective date: 20160805 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042762/0145 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042985/0001 Effective date: 20160218 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050745/0001 Effective date: 20190903 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051030/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 |