US20060120144A1 - Apparatus and method for small signal sensing in an sram cell utilizing pfet access devices - Google Patents
Apparatus and method for small signal sensing in an sram cell utilizing pfet access devices Download PDFInfo
- Publication number
- US20060120144A1 US20060120144A1 US11/307,664 US30766406A US2006120144A1 US 20060120144 A1 US20060120144 A1 US 20060120144A1 US 30766406 A US30766406 A US 30766406A US 2006120144 A1 US2006120144 A1 US 2006120144A1
- Authority
- US
- United States
- Prior art keywords
- sense amplifier
- pair
- data lines
- sram cell
- complementary
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
Definitions
- the present invention relates generally to integrated circuit memory devices and, more particularly, to an apparatus and method for small signal sensing in static random access memory (SRAM) cells utilizing PFET access devices.
- SRAM static random access memory
- a typical static random access memory (SRAM) cell includes an array of individual SRAM cells. Each SRAM cell is capable of storing a binary voltage value therein, which voltage value represents a logical data bit (e.g., “0” or “1”).
- One existing configuration for an SRAM cell includes a pair of cross-coupled devices such as inverters. With CMOS (complementary metal oxide semiconductor) technology, the inverters further include a pull-up PFET (p-channel) transistor connected to a complementary pull-down NFET (n-channel) transistor. The inverters, connected in a cross-coupled configuration, act as a latch that stores the data bit therein so long as power is supplied to the memory array.
- a pair of access transistors or pass gates T 1 , T 2 selectively couples the inverters to a pair of complementary bit lines BLT, BLC.
- the bit lines BLT, BLC Prior to a read operation, the bit lines BLT, BLC are precharged to the power supply voltage VDD.
- a read operation commences when a restore circuit (not shown) is turned off, and the word line LWL is driven high so as to activate NFET pass gates T 1 , T 2 . This in turn electrically connects the internal nodes A, B of the cell 100 to bit lines BLT, BLC, respectively.
- the method includes coupling a pair of complementary sense amplifier data lines to a corresponding pair of complementary bit lines associated with the SRAM cell, and setting a sense amplifier so as to amplify a signal developed on the sense amplifier data lines, wherein the bit line pair remains coupled to the sense amplifier data lines at the time the sense amplifier is set.
- a method for implementing a read operation for a static random access memory (SRAM) cell includes activating a word line associated with the SRAM cell, and deactivating a precharge circuit configured for precharging a pair of complementary bit lines associated with the SRAM cell.
- a corresponding pair of complementary sense amplifier data lines is coupled to the pair of complementary bit lines associated with the SRAM cell, and a sense amplifier is set so as to amplify a signal developed on the sense amplifier data lines.
- the bit line pair remains coupled to the sense amplifier data lines at the time the sense amplifier is set.
- an apparatus for small signal sensing during a read operation of a static random access memory (SRAM) cell includes a pair of complementary sense amplifier data lines selectively coupled to a corresponding pair of complementary bit lines associated with the SRAM cell, and a sense amplifier configured to amplify a signal developed on the sense amplifier data lines.
- the bit line pair is coupled to the sense amplifier data lines whenever the sense amplifier is set.
- FIG. 1 is a schematic diagram of a conventional SRAM storage cell
- FIG. 2 is a schematic diagram of an SRAM storage cell and associated sense amplifier, configured in accordance with an embodiment of the invention
- FIG. 3 is a timing diagram illustrating a method for small signal sensing in SRAM cells employing PFET pass gates, in accordance with a further embodiment of the invention.
- FIG. 4 is a graph comparing simulated results between a conventional SRAM read operation and the present method.
- a bit switch pair couples a true and complement bit line pair to a corresponding pair of sense amp data lines both prior to and during activation of the sense amplifier.
- FIG. 2 there is shown a schematic diagram of an SRAM storage cell 200 and associated sense amplifier 202 , configured in accordance with an embodiment of the invention.
- cell 200 utilizes PFET devices P 1 , P 2 as the access transistors thereto. Accordingly, the local word line LWL coupled to the gate terminals of P 1 and P 2 is active low.
- FIG. 2 also illustrates a portion of the global word line circuitry 205 , the operation of which is well known to those skilled in the art.
- S and L associated with the cell transistors and the local word line inverter 204 refer to the relative strengths of the NFET and PFET devices.
- the inverter 204 is labeled “S” (small) above the inverter symbol in FIG. 2 and “L” (large) below the inverter symbol, meaning the PFET device therein is small compared to the NFET device therein.
- the SRAM cell 200 in FIG. 2 has large strength pull up PFETs compared to the cell NFETs, for purposes that will become apparent hereinafter.
- the bit lines BLT, BLC of cell 200 are precharged to VDD prior to a read operation by precharge circuitry including a series of pull up devices 206 a , 206 b and 206 c , controlled by an active low signal labeled “BL Restore”.
- the precharge circuitry operates in conjunction with a pair of read bit switches 208 a , 208 b , controlled by an active low signal labeled “R Bitswitch”.
- the read bit switches selectively couple the cell bit line pair BLT, BLC, to a corresponding sense amplifier data line pair DLT, DLC, during a read operation.
- the precharge circuitry is deactivated as the local wordline LWL is activated so as to couple the SRAM cell nodes to the bit line pair BLT, BLC.
- the bit line initially coupled to the logic high at the beginning of the read operation will begin to discharge to ground through one of the corresponding SRAM cell NFETs while the other bit line (left floating at high in a conventional cell) is actually clamped to VDD due to the PFET access device (P 1 or P 2 ). Therefore, a voltage differential is now developed across the bit line pair.
- the signal developed on the bit line pair BLT, BLC is also transferred to the sense amplifier data line pair, since the read bit switches are also activated at the beginning of the read operation.
- a sufficiently large signal i.e., voltage differential
- the sense amplifier 202 is set (i.e., activated) from an initial floating state by coupling the NFET devices T 1 , T 2 therein to ground through a pull down device activated by a set signal (SET).
- SET set signal
- the sense amplifier 202 amplifies the developed signal on DLT, DLC, to the full VDD swing value. Because the sense amplifier 202 actually latches a data value opposite that stored in the SRAM cell 200 , a pair of inverters 212 a , 212 b is used to drive the correct data onto the data true and complement nodes DTN, DCN.
- the activation of the control signals BL Restore, R Bitswitch and SET are precisely coordinated with one another with regard to timing and interlocking. This is done so that the sense amplifier 202 is not set too early before there is adequate time to develop a sufficiently strong signal differential on DLT, DLC. If the sense amplifier 202 were to be activated too early, and if there were a voltage threshold mismatch in the sense amplifier pull down devices, then it is possible that the sense amplifier 202 could latch incorrect data therein.
- the use of PFET access devices in the present invention allows the clamping of precharged bit line associated with the low cell node to VDD through the corresponding PFET access transistor P 1 , P 2 .
- the bit switch pair 208 a , 208 b remains active during the setting of the sense amplifier 202 , thereby effectively clamping one of the data lines to VDD through one of the “large” PFET pull up devices in the cell 200 .
- any problems with voltage threshold mismatch in the sense amplifier 202 will be easier to overcome. Therefore, the SET signal can be activated at an earlier point in time when the signal differential on DLT, DLC is smaller than conventionally required.
- FIG. 3 is a timing diagram illustrating a read operation using the cell configuration of FIG. 2 .
- the read operation begins at time t 1 , at which point the local word line LWL is rendered active by transitioning from high to low.
- the R Bitswitch signal transitions from high to low in order to couple the sense amplifier data lines to the bit lines, while the bit line precharge circuitry is deactivated by signal BL Restore transitioning from low to high.
- the voltage on one of the precharged bit lines BLT, BLC begins to drop (as shown at t 2 ) while the other bit line remains clamped to VDD.
- the sense amplifier is activated, reflected by the SET signal transitioning from low to high in FIG. 3 .
- the dashed transition in the R Bitswitch signal indicates the operation of a conventional cell, in which the sense amp data lines would be uncoupled from the bit lines when the sense amplifier is set, as discussed above.
- R Bitswitch remains active through the setting of the sense amplifier to maintain the clamping function.
- the amplifier latches the cell data at time t 4
- the correct data is read from the cell and the SET signal can be triggered with a smaller amount of signal present on the bit lines.
- FIG. 4 is a graph 400 comparing simulated results between a conventional SRAM read operation and a read operation in accordance with the apparatus and method shown in FIGS. 2 and 3 .
- the upper portion of the graph demonstrates both a successful data read operation and an unsuccessful data read operation for a conventional SRAM cell coupled to a sense amplifier having a +30 mV voltage threshold mismatch on one pull down transistor and a ⁇ 30 mV voltage threshold mismatch on the other pull down transistor.
- the read operation commences at t 1 with the word line signal (WL) transitioning from low to high.
- WL word line signal
- Time t 2 in FIG. 4 represents an “early” set of the sense amplifier; in other words, the amount of time indicated by “WL to SET #1” is considered to be too early for an appropriate amount of signal to be developed on the bit line pair (i.e., a relatively small voltage differential between BLT and BLC).
- time t 3 (WL to SET # 2 ) may be considered a sufficiently long time for a signal to be developed on BLT and BLC.
- the sense amplifier will properly latch DLT to high and DLT to low.
- FIG. 4 illustrates that the sense amplifier will properly latch DLT and DLC to the correct logic levels, even if the set signal is activated at the earlier time t 2 .
- the signal developed on the bit line pair is smaller at t 2 than at t 3 , the clamping function provided by the PFET access transistor combined with keeping the sense amplifier data line pair coupled to the bit line pair prevents the sense amplifier from latching an incorrect cell state.
- the read operation timings are less susceptible to voltage threshold mismatches in the sense amplifier, and can allow for shorter read times.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Abstract
Description
- The present invention relates generally to integrated circuit memory devices and, more particularly, to an apparatus and method for small signal sensing in static random access memory (SRAM) cells utilizing PFET access devices.
- A typical static random access memory (SRAM) cell includes an array of individual SRAM cells. Each SRAM cell is capable of storing a binary voltage value therein, which voltage value represents a logical data bit (e.g., “0” or “1”). One existing configuration for an SRAM cell includes a pair of cross-coupled devices such as inverters. With CMOS (complementary metal oxide semiconductor) technology, the inverters further include a pull-up PFET (p-channel) transistor connected to a complementary pull-down NFET (n-channel) transistor. The inverters, connected in a cross-coupled configuration, act as a latch that stores the data bit therein so long as power is supplied to the memory array.
- In a conventional six-
transistor cell 100 such as shown inFIG. 1 , a pair of access transistors or pass gates T1, T2 (when activated by a word line LWL) selectively couples the inverters to a pair of complementary bit lines BLT, BLC. Prior to a read operation, the bit lines BLT, BLC are precharged to the power supply voltage VDD. A read operation commences when a restore circuit (not shown) is turned off, and the word line LWL is driven high so as to activate NFET pass gates T1, T2. This in turn electrically connects the internal nodes A, B of thecell 100 to bit lines BLT, BLC, respectively. Whichever of the two bit lines is connected to the “low” (logic 0) cell node will begin to discharge to ground at a rate proportional to the current drive of the cell (i.e., the series connection of either T2 and T4, or T1 and T3), and the capacitance of the bit lines. The bit line connected to the “high” (logic 1) cell node will be left floating high, since its respective word line access device is cut off (i.e., both the drain and source terminals thereof are at VDD potential). The voltage difference between the bit line discharging to ground and the bit line left floating high is referred to as the bit line signal. Because the bit lines are typically highly capacitive, and cell current is typically relatively low, it generally takes a significant amount of time to generate an adequate amount of signal to reliably sense and amplify the cell data. - Accordingly, it would be desirable to be able to accurately sense the data in an SRAM cell at smaller level of signal differential than a conventional cell, and thus at an earlier time in the read cycle.
- The foregoing discussed drawbacks and deficiencies of the prior art are overcome or alleviated by a method for small signal sensing during a read operation for a static random access memory (SRAM) cell. In an exemplary embodiment, the method includes coupling a pair of complementary sense amplifier data lines to a corresponding pair of complementary bit lines associated with the SRAM cell, and setting a sense amplifier so as to amplify a signal developed on the sense amplifier data lines, wherein the bit line pair remains coupled to the sense amplifier data lines at the time the sense amplifier is set.
- In another embodiment, a method for implementing a read operation for a static random access memory (SRAM) cell includes activating a word line associated with the SRAM cell, and deactivating a precharge circuit configured for precharging a pair of complementary bit lines associated with the SRAM cell. A corresponding pair of complementary sense amplifier data lines is coupled to the pair of complementary bit lines associated with the SRAM cell, and a sense amplifier is set so as to amplify a signal developed on the sense amplifier data lines. The bit line pair remains coupled to the sense amplifier data lines at the time the sense amplifier is set.
- In still another embodiment, an apparatus for small signal sensing during a read operation of a static random access memory (SRAM) cell includes a pair of complementary sense amplifier data lines selectively coupled to a corresponding pair of complementary bit lines associated with the SRAM cell, and a sense amplifier configured to amplify a signal developed on the sense amplifier data lines. The bit line pair is coupled to the sense amplifier data lines whenever the sense amplifier is set.
- Referring to the exemplary drawings wherein like elements are numbered alike in the several Figures:
-
FIG. 1 is a schematic diagram of a conventional SRAM storage cell; -
FIG. 2 is a schematic diagram of an SRAM storage cell and associated sense amplifier, configured in accordance with an embodiment of the invention; -
FIG. 3 is a timing diagram illustrating a method for small signal sensing in SRAM cells employing PFET pass gates, in accordance with a further embodiment of the invention; and -
FIG. 4 is a graph comparing simulated results between a conventional SRAM read operation and the present method. - Disclosed herein is an apparatus and method for small signal sensing in SRAM cells, in which a bit switch pair couples a true and complement bit line pair to a corresponding pair of sense amp data lines both prior to and during activation of the sense amplifier. By configuring an SRAM cell with PFET access transistors, whichever of the bit lines (true or complement) that is coupled to the high node is clamped to VDD through the corresponding PFET access transistor of the SRAM cell that is coupled to the word line. As a result of this clamping assistance provided by the memory cell PFET, the sense amplifier will be able to properly amplify with a smaller degree of signal on the bit lines.
- Referring now to
FIG. 2 , there is shown a schematic diagram of anSRAM storage cell 200 and associatedsense amplifier 202, configured in accordance with an embodiment of the invention. In contrast to thecell 100 shown inFIG. 1 ,cell 200 utilizes PFET devices P1, P2 as the access transistors thereto. Accordingly, the local word line LWL coupled to the gate terminals of P1 and P2 is active low.FIG. 2 also illustrates a portion of the globalword line circuitry 205, the operation of which is well known to those skilled in the art. - The designations “S” and “L” associated with the cell transistors and the local
word line inverter 204 refer to the relative strengths of the NFET and PFET devices. In a conventional CMOS inverter or SRAM cell, the relative strength of a PFET pull up device is weaker with respect to the NFET pull down device. Thus, theinverter 204 is labeled “S” (small) above the inverter symbol inFIG. 2 and “L” (large) below the inverter symbol, meaning the PFET device therein is small compared to the NFET device therein. In contrast, theSRAM cell 200 inFIG. 2 has large strength pull up PFETs compared to the cell NFETs, for purposes that will become apparent hereinafter. - The bit lines BLT, BLC of
cell 200 are precharged to VDD prior to a read operation by precharge circuitry including a series of pull updevices read bit switches - In addition, the signal developed on the bit line pair BLT, BLC, is also transferred to the sense amplifier data line pair, since the read bit switches are also activated at the beginning of the read operation. When a sufficiently large signal (i.e., voltage differential) is developed on the sense amplifier data line pair DLT, DLC, the
sense amplifier 202 is set (i.e., activated) from an initial floating state by coupling the NFET devices T1, T2 therein to ground through a pull down device activated by a set signal (SET). Once activated, thesense amplifier 202 amplifies the developed signal on DLT, DLC, to the full VDD swing value. Because thesense amplifier 202 actually latches a data value opposite that stored in theSRAM cell 200, a pair ofinverters - Ignoring momentarily the fact that the present embodiment of
FIG. 2 utilizes PFET access devices, in a conventional SRAM cell having NFET devices, the activation of the control signals BL Restore, R Bitswitch and SET are precisely coordinated with one another with regard to timing and interlocking. This is done so that thesense amplifier 202 is not set too early before there is adequate time to develop a sufficiently strong signal differential on DLT, DLC. If thesense amplifier 202 were to be activated too early, and if there were a voltage threshold mismatch in the sense amplifier pull down devices, then it is possible that thesense amplifier 202 could latch incorrect data therein. - In contrast, the use of PFET access devices in the present invention allows the clamping of precharged bit line associated with the low cell node to VDD through the corresponding PFET access transistor P1, P2. Moreover, unlike a conventional read operation, the
bit switch pair sense amplifier 202, thereby effectively clamping one of the data lines to VDD through one of the “large” PFET pull up devices in thecell 200. However, this would not be the case for an SRAM cell having NFET access devices, since they would not provide a clamp to VDD when activated. Moreover, a coupling of the bit line pair to the data line pair during the sense amplifier set in a conventional scheme would also provide unwanted capacitive loading on the sense amplifier, further adding to the signal development time. Thus, it will be appreciated that with the configuration ofFIG. 2 , any problems with voltage threshold mismatch in thesense amplifier 202 will be easier to overcome. Therefore, the SET signal can be activated at an earlier point in time when the signal differential on DLT, DLC is smaller than conventionally required. -
FIG. 3 is a timing diagram illustrating a read operation using the cell configuration ofFIG. 2 . As is shown, the read operation begins at time t1, at which point the local word line LWL is rendered active by transitioning from high to low. Concurrently, the R Bitswitch signal transitions from high to low in order to couple the sense amplifier data lines to the bit lines, while the bit line precharge circuitry is deactivated by signal BL Restore transitioning from low to high. Shortly thereafter, the voltage on one of the precharged bit lines BLT, BLC begins to drop (as shown at t2) while the other bit line remains clamped to VDD. Upon development of a sufficient signal at time t3, the sense amplifier is activated, reflected by the SET signal transitioning from low to high inFIG. 3 . - For purposes of illustration, the dashed transition in the R Bitswitch signal indicates the operation of a conventional cell, in which the sense amp data lines would be uncoupled from the bit lines when the sense amplifier is set, as discussed above. However, in the present embodiment, R Bitswitch remains active through the setting of the sense amplifier to maintain the clamping function. Thus, when the amplifier latches the cell data at time t4, the correct data is read from the cell and the SET signal can be triggered with a smaller amount of signal present on the bit lines.
- Finally,
FIG. 4 is agraph 400 comparing simulated results between a conventional SRAM read operation and a read operation in accordance with the apparatus and method shown inFIGS. 2 and 3 . The upper portion of the graph demonstrates both a successful data read operation and an unsuccessful data read operation for a conventional SRAM cell coupled to a sense amplifier having a +30 mV voltage threshold mismatch on one pull down transistor and a −30 mV voltage threshold mismatch on the other pull down transistor. With the conventional cell with NFET access transistors, the read operation commences at t1 with the word line signal (WL) transitioning from low to high. In the simulation ofFIG. 4 , it is assumed that the SRAM cell node coupled to the true bit line has alogic 1 stored therein. - Time t2 in
FIG. 4 represents an “early” set of the sense amplifier; in other words, the amount of time indicated by “WL to SET #1” is considered to be too early for an appropriate amount of signal to be developed on the bit line pair (i.e., a relatively small voltage differential between BLT and BLC). As a result of both a voltage threshold mismatch in the sense amplifier and an early set signal at time t2, the sense amplifier has incorrectly latched the true data line DLT to low and the complementary data line DLC to high. As such, time t3 (WL to SET #2) may be considered a sufficiently long time for a signal to be developed on BLT and BLC. Thus, if the set signal is activated at t3 for the conventional SRAM cell, the sense amplifier will properly latch DLT to high and DLT to low. - In contrast, the lower portion of
FIG. 4 illustrates that the sense amplifier will properly latch DLT and DLC to the correct logic levels, even if the set signal is activated at the earlier time t2. Although the signal developed on the bit line pair is smaller at t2 than at t3, the clamping function provided by the PFET access transistor combined with keeping the sense amplifier data line pair coupled to the bit line pair prevents the sense amplifier from latching an incorrect cell state. Thus configured, the read operation timings are less susceptible to voltage threshold mismatches in the sense amplifier, and can allow for shorter read times. - While the invention has been described with reference to a preferred embodiment or embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims.
Claims (9)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/307,664 US20060120144A1 (en) | 2004-03-19 | 2006-02-16 | Apparatus and method for small signal sensing in an sram cell utilizing pfet access devices |
US11/850,992 US7724565B2 (en) | 2004-03-19 | 2007-09-06 | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/708,713 US7061793B2 (en) | 2004-03-19 | 2004-03-19 | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices |
US11/307,664 US20060120144A1 (en) | 2004-03-19 | 2006-02-16 | Apparatus and method for small signal sensing in an sram cell utilizing pfet access devices |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/708,713 Continuation US7061793B2 (en) | 2004-03-19 | 2004-03-19 | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/850,992 Continuation-In-Part US7724565B2 (en) | 2004-03-19 | 2007-09-06 | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060120144A1 true US20060120144A1 (en) | 2006-06-08 |
Family
ID=34986083
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/708,713 Expired - Fee Related US7061793B2 (en) | 2004-03-19 | 2004-03-19 | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices |
US11/307,664 Abandoned US20060120144A1 (en) | 2004-03-19 | 2006-02-16 | Apparatus and method for small signal sensing in an sram cell utilizing pfet access devices |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/708,713 Expired - Fee Related US7061793B2 (en) | 2004-03-19 | 2004-03-19 | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices |
Country Status (1)
Country | Link |
---|---|
US (2) | US7061793B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107251144A (en) * | 2015-02-23 | 2017-10-13 | 高通股份有限公司 | The negative boosting write assist circuit of wordline and related systems and methods for the memory position cell element using p type field effect transistor (PFET) write-in port |
US11495288B2 (en) | 2021-01-07 | 2022-11-08 | Globalfoundries U.S. Inc. | Low-leakage sense circuit, memory circuit incorporating the low-leakage sense circuit, and method |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7724565B2 (en) * | 2004-03-19 | 2010-05-25 | International Business Machines Corporation | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices |
US7061793B2 (en) * | 2004-03-19 | 2006-06-13 | International Business Machines Corporation | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices |
US7440312B2 (en) * | 2006-10-02 | 2008-10-21 | Analog Devices, Inc. | Memory write timing system |
US7489540B2 (en) * | 2007-05-22 | 2009-02-10 | Freescale Semiconductor, Inc. | Bitcell with variable-conductance transfer gate and method thereof |
US7915681B2 (en) | 2007-06-18 | 2011-03-29 | Infineon Technologies Ag | Transistor with reduced charge carrier mobility |
JP5259382B2 (en) * | 2008-12-26 | 2013-08-07 | 株式会社東芝 | Semiconductor memory device |
US8279687B2 (en) | 2010-05-13 | 2012-10-02 | International Business Machines Corporation | Single supply sub VDD bit-line precharge SRAM and method for level shifting |
US8760953B2 (en) | 2010-10-01 | 2014-06-24 | Qualcomm Incorporated | Sense amplifier with selectively powered inverter |
US8804407B1 (en) | 2011-07-12 | 2014-08-12 | Altera Corporation | PMOS pass gate |
US8995175B1 (en) * | 2012-01-13 | 2015-03-31 | Altera Corporation | Memory circuit with PMOS access transistors |
US9047980B2 (en) | 2012-08-01 | 2015-06-02 | International Business Machines Corporation | Sense amplifier for static random access memory with a pair of complementary data lines isolated from a corresponding pair of complementary bit lines |
US9286969B2 (en) | 2014-06-27 | 2016-03-15 | Globalfoundries Inc. | Low power sense amplifier for static random access memory |
US10163490B2 (en) * | 2015-02-23 | 2018-12-25 | Qualcomm Incorporated | P-type field-effect transistor (PFET)-based sense amplifiers for reading PFET pass-gate memory bit cells, and related memory systems and methods |
US9741452B2 (en) | 2015-02-23 | 2017-08-22 | Qualcomm Incorporated | Read-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) read port(s), and related memory systems and methods |
CN109841240B (en) * | 2018-12-21 | 2020-10-16 | 北京时代民芯科技有限公司 | High-speed sensitive amplifier circuit of SRAM type memory |
US11170844B1 (en) * | 2020-07-07 | 2021-11-09 | Aril Computer Corporation | Ultra-low supply-voltage static random-access memory (SRAM) with 8-transistor cell with P and N pass gates to same bit lines |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4888737A (en) * | 1987-01-26 | 1989-12-19 | Hitachi, Ltd. | Semiconductor memory device |
US5023841A (en) * | 1988-02-26 | 1991-06-11 | International Business Machines Corporation | Double stage sense amplifier for random access memories |
US5058072A (en) * | 1988-06-01 | 1991-10-15 | Nec Corporation | Semiconductor memory device with high speed sensing facility |
US5126970A (en) * | 1990-04-06 | 1992-06-30 | Vlsi Technology, Inc. | Static random access memory with PMOS pass gates |
US5325335A (en) * | 1991-05-30 | 1994-06-28 | Integrated Device Technology, Inc. | Memories and amplifiers suitable for low voltage power supplies |
US5400285A (en) * | 1992-11-17 | 1995-03-21 | Oki Electric Industry Co., Ltd. | Semiconductor integrated circuit device |
US5604705A (en) * | 1995-08-22 | 1997-02-18 | Lucent Technologies Inc. | Static random access memory sense amplifier |
US5627789A (en) * | 1995-12-27 | 1997-05-06 | Intel Corporation | Sense amplifier circuitry for differential semiconductor memories |
US5771190A (en) * | 1996-02-23 | 1998-06-23 | Nec Corporation | Semiconductor static random access memory device having memory cells coupled to discharging line different in potential level to discharging line for write-in circuit |
US6249471B1 (en) * | 2000-06-28 | 2001-06-19 | Virage Logic Corp. | Fast full signal differential output path circuit for high-speed memory |
US6341083B1 (en) * | 2000-11-13 | 2002-01-22 | International Business Machines Corporation | CMOS SRAM cell with PFET passgate devices |
US20020075731A1 (en) * | 2000-12-18 | 2002-06-20 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having internal data read circuit excellent in noise immunity |
US6411559B1 (en) * | 1999-11-29 | 2002-06-25 | Fujitsu Limited | Semiconductor memory device including a sense amplifier |
US20030002329A1 (en) * | 2001-06-29 | 2003-01-02 | International Business Machines Corporation | Method and apparatus for writing operation in SRAM cells employing PFETS pass gates |
US20030147272A1 (en) * | 2002-02-05 | 2003-08-07 | International Business Machines Corporation | Suppression of leakage currents in VLSI logic and memory circuits |
US7061793B2 (en) * | 2004-03-19 | 2006-06-13 | International Business Machines Corporation | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices |
-
2004
- 2004-03-19 US US10/708,713 patent/US7061793B2/en not_active Expired - Fee Related
-
2006
- 2006-02-16 US US11/307,664 patent/US20060120144A1/en not_active Abandoned
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4888737A (en) * | 1987-01-26 | 1989-12-19 | Hitachi, Ltd. | Semiconductor memory device |
US5023841A (en) * | 1988-02-26 | 1991-06-11 | International Business Machines Corporation | Double stage sense amplifier for random access memories |
US5058072A (en) * | 1988-06-01 | 1991-10-15 | Nec Corporation | Semiconductor memory device with high speed sensing facility |
US5126970A (en) * | 1990-04-06 | 1992-06-30 | Vlsi Technology, Inc. | Static random access memory with PMOS pass gates |
US5325335A (en) * | 1991-05-30 | 1994-06-28 | Integrated Device Technology, Inc. | Memories and amplifiers suitable for low voltage power supplies |
US5400285A (en) * | 1992-11-17 | 1995-03-21 | Oki Electric Industry Co., Ltd. | Semiconductor integrated circuit device |
US5604705A (en) * | 1995-08-22 | 1997-02-18 | Lucent Technologies Inc. | Static random access memory sense amplifier |
US5627789A (en) * | 1995-12-27 | 1997-05-06 | Intel Corporation | Sense amplifier circuitry for differential semiconductor memories |
US5771190A (en) * | 1996-02-23 | 1998-06-23 | Nec Corporation | Semiconductor static random access memory device having memory cells coupled to discharging line different in potential level to discharging line for write-in circuit |
US6411559B1 (en) * | 1999-11-29 | 2002-06-25 | Fujitsu Limited | Semiconductor memory device including a sense amplifier |
US6249471B1 (en) * | 2000-06-28 | 2001-06-19 | Virage Logic Corp. | Fast full signal differential output path circuit for high-speed memory |
US6341083B1 (en) * | 2000-11-13 | 2002-01-22 | International Business Machines Corporation | CMOS SRAM cell with PFET passgate devices |
US20020075731A1 (en) * | 2000-12-18 | 2002-06-20 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having internal data read circuit excellent in noise immunity |
US20030002329A1 (en) * | 2001-06-29 | 2003-01-02 | International Business Machines Corporation | Method and apparatus for writing operation in SRAM cells employing PFETS pass gates |
US6549453B2 (en) * | 2001-06-29 | 2003-04-15 | International Business Machines Corporation | Method and apparatus for writing operation in SRAM cells employing PFETS pass gates |
US20030147272A1 (en) * | 2002-02-05 | 2003-08-07 | International Business Machines Corporation | Suppression of leakage currents in VLSI logic and memory circuits |
US7061793B2 (en) * | 2004-03-19 | 2006-06-13 | International Business Machines Corporation | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107251144A (en) * | 2015-02-23 | 2017-10-13 | 高通股份有限公司 | The negative boosting write assist circuit of wordline and related systems and methods for the memory position cell element using p type field effect transistor (PFET) write-in port |
US11495288B2 (en) | 2021-01-07 | 2022-11-08 | Globalfoundries U.S. Inc. | Low-leakage sense circuit, memory circuit incorporating the low-leakage sense circuit, and method |
Also Published As
Publication number | Publication date |
---|---|
US7061793B2 (en) | 2006-06-13 |
US20050207210A1 (en) | 2005-09-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060120144A1 (en) | Apparatus and method for small signal sensing in an sram cell utilizing pfet access devices | |
US7724565B2 (en) | Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices | |
US7986571B2 (en) | Low power, single-ended sensing in a multi-port SRAM using pre-discharged bit lines | |
US7646658B2 (en) | Memory device with delay tracking for improved timing margin | |
US7881147B2 (en) | Clock and control signal generation for high performance memory devices | |
US9208858B1 (en) | Static random access memory with assist circuit | |
US8233342B2 (en) | Apparatus and method for implementing write assist for static random access memory arrays | |
US7920409B1 (en) | SRAM cell with intrinsically high stability and low leakage | |
US8325549B2 (en) | Global bit select circuit interface with simplified write bit line precharging | |
JP4339532B2 (en) | Static memory with self-timing circuit | |
US7859921B2 (en) | Apparatus and method for low power sensing in a multi-port SRAM using pre-discharged bit lines | |
US8570791B2 (en) | Circuit and method of word line suppression | |
US6744653B1 (en) | CAM cells and differential sense circuits for content addressable memory (CAM) | |
US9858987B2 (en) | Sense amplifier scheme | |
US9183922B2 (en) | Eight transistor (8T) write assist static random access memory (SRAM) cell | |
US20090147605A1 (en) | Novel high performance, area efficient direct bitline sensing circuit | |
US6975532B1 (en) | Quasi-static random access memory | |
US8854901B2 (en) | Read self timing circuitry for self-timed memory | |
US8325543B2 (en) | Global bit select circuit interface with false write through blocking | |
US8854902B2 (en) | Write self timing circuitry for self-timed memory | |
US6853578B1 (en) | Pulse driven single bit line SRAM cell | |
US7995411B2 (en) | Sensing and latching circuit for memory arrays | |
US20040170041A1 (en) | CAM cells for high speed and lower power content addressable memory (CAM) and ternary content addressable memory (TCAM) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |