US20050175106A1 - Unified decoder architecture - Google Patents
Unified decoder architecture Download PDFInfo
- Publication number
- US20050175106A1 US20050175106A1 US10/775,652 US77565204A US2005175106A1 US 20050175106 A1 US20050175106 A1 US 20050175106A1 US 77565204 A US77565204 A US 77565204A US 2005175106 A1 US2005175106 A1 US 2005175106A1
- Authority
- US
- United States
- Prior art keywords
- encoding standard
- instructions
- video data
- standard
- encoding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/44—Decoders specially adapted therefor, e.g. video decoders which are asymmetric with respect to the encoder
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
- H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/70—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by syntax aspects related to video coding, e.g. related to compression standards
Definitions
- the video data is also compressed as part of the- encoding process.
- MPEG Motion Pictures Expert Group
- MPEG-4 Advanced Video Coding
- MPEG-4 Motion Pictures Expert Group
- MPEG-4 Advanced Video Coding
- DV-25 Digital Video-25
- the encoded video data is decoded by a video decoder.
- a video decoder can receive encoded video data that is encoded with any one of a wide variety of encoding standards. In order to display the video data, the video decoder needs to be able to determine and decode video data that is encoded with any one of the wide variety of encoding standards.
- the video decoders are capable of decoding video data from multiple formats
- the video decoders comprise special hardware dedicated to decoding each one of the wide variety of encoding standards.-This is disadvantageous because the additional hardware increases the cost of the decoder system.
- a system for decoding video data encoded with a particular standard comprises a video decoder, instruction memory, and a host processor.
- the video decoder decodes the video data encoded with the particular standard.
- the instruction memory stores a first set of instructions and a second set of instructions.
- the first set of instructions are for decoding encoded video data according to a first encoding standard.
- the second set of instruction are for decoding encoded video data according to a second encoding standard.
- the host processor provides an indication to the video decoder indicating the particular encoding standard.
- the video decoder executes the first set of instructions if the indication indicates that the particular encoding standard is the first encoding standard and executes the second set of instructions if the indication indicates that the particular encoding standard is the second encoding standard.
- a method for decoding video data encoded with a particular standard comprises providing an indication to a video decoder indicating the particular encoding standard to the video decoder, executing a first set of instructions if the indication indicates that the particular encoding standard is a first encoding standard, and executing a second set of instructions if the indication indicates that the particular encoding standard is the second encoding standard.
- a system for decoding video data encoded with a particular standard comprises a code memory and a processor.
- the code memory stores instructions.
- the processor loads the code memory with a first set of instructions for decoding encoded video data according to a first encoding standard, where the video data is encoded according to the first encoding standard and loads the code memory a second set of instruction for decoding encoded video data according to a second encoding standard, wherein the video data is encoded according to the second encoding standard.
- FIG. 1 is a block diagram of an exemplary decoder system for decoding compressed video data, in accordance with an embodiment of the present invention
- FIG. 2 is a block diagram of a circuit for decoding encoded video data in accordance with an embodiment of the present invention
- FIG. 3 is a flow diagram for decoding compressed video data in accordance with an embodiment of the present invention.
- FIG. 4 is a block diagram of the video decoder in accordance with an embodiment of the present invention.
- FIG. 1 there is illustrated a block diagram of an exemplary decoder system for decoding compressed video data, in accordance with an embodiment of the present invention.
- Data is received and stored in a presentation buffer 203 within a Synchronous Dynamic Random Access Memory (SDRAM) 201 .
- SDRAM Synchronous Dynamic Random Access Memory
- the data can be received from either a communication channel or from a local memory, such as, for example, a hard disc or a DVD.
- the video data may be compressed using different encoding standards, such as, but not limited to, MPEG-2, DV-25, and MPEG-4.
- the data output from the presentation buffer 203 is then passed to a data transport processor 205 .
- the data transport processor 205 demultiplexes the transport stream into packetized elementary stream constituents, and passes the audio transport stream to an audio decoder 215 and the video transport stream to a video transport processor 207 and then to an MPEG video decoder 209 .
- the audio data is then sent to the output blocks, and the video is sent to a display engine 211 .
- the display engine 211 scales the video picture, renders the graphics, and constructs the complete display. Once the display is ready to be presented, it is passed to a video encoder 213 where it is converted to analog video using an internal digital to analog converter (DAC). The digital audio is converted to analog in an audio digital to analog converter (DAC) 217 .
- DAC digital to analog converter
- the video decoder 209 can decode encoded video data that is encoded with any one of a plurality of encoding standards.
- the video decoder 209 uses firmware to decode the encoded video data.
- a portion of the firmware can be used for decoding video data for each of the plurality of standards, while other portions are specific to a particular standard. Accordingly, the video decoder executes a combination of the portions of the firmware that are common for decoding each of the different standards and the portions that are unique to the specified standard used for encoding the encoded video data.
- a host processor 290 detects the specific standard used for encoding the encoded video data and provides an indication indicating the specific standard to the video decoder 209 . Responsive thereto, the video decoder 209 selects the portions of the firmware that are specific to the encoding standard for execution along with the portions that are common for all of the standards.
- FIG. 2 there is illustrated a block diagram of a circuit for decoding encoded video data in accordance with an embodiment of the present invention.
- the circuit comprises a video decoder 209 , a host processor 290 , a first instruction memory 291 , and a second instruction memory 292 .
- the first instruction memory 291 stores firmware comprising a first plurality of instructions 295 a that are common for decoding encoded video data encoded with any of a plurality of encoding standards, a second plurality of instructions 295 b that is unique for decoding encoded video data encoded with a first encoding standard, a third plurality of instructions 295 c that is unique for decoding encoded video data encoded with a second encoding standard, a fourth plurality of instructions 295 d that is unique for decoding encoded video data encoded with a third encoding standard.
- the first encoding standard can comprise, for example, MPEG-2.
- the second encoding standard can comprise, for example, DV-25.
- the third encoding standard can comprise, for example, MPEG-4.
- the pluralities of instructions 295 a, 295 b , 295 c , 295 d are indicated by continuous regions for ease of illustration, it is noted that the pluralities of instructions 295 a , 295 b , 295 c , 295 d do not necessarily occupy continuous regions of the first instruction memory 291 .
- the host processor 290 executes instructions stored in the second instruction memory 292 . Execution of the instructions in the second instruction memory 292 cause the host processor 290 to detect the encoding standard used for encoding the compressed video data and provide an indicator indicating the encoding standard to the video decoder 209 .
- the video decoder 209 includes a control register 297 comprising a plurality of bits.
- the host processor 290 includes the encoding standard to the video decoder 209 by setting certain values in one or more of the bits in the control register. For example, in an exemplary case, the host processor 290 can set two bits from the control register 297 to indicate the encoding standard, wherein the value of the two bits indicate the encoding standard as set forth in the table below. Bit Value Encoding Standard 00 Not Used 01 MPEG-2 10 DV-25 11 MPEG-4
- the video decoder 209 selects and executes the portions of the firmware that are specific to the encoding standard for execution along with the portions that are common for the plurality of encoding standards.
- the host processor 290 detects the encoding standard for encoding the encoded video data.
- the host processor 290 After determining the encoding standard for encoding the encoded video data, the host processor 290 provides ( 310 ) an indication indicating the encoding standard to the video decoder 209 .
- the video decoder 209 receives the indication indicating the encoding standard.
- the video decoder 209 selects ( 325 ) the portions of the firmware that are unique to the first encoding standard.
- the video decoder 209 decodes the encoded video data by executing the portions of the firmware that are unique to the first encoding standard and the portions of the firmware that are common to all of the plurality of encoding standards.
- the video decoder 209 selects ( 335 ) the portions of the firmware that are unique to the second encoding standard.
- the video decoder 209 decodes the encoded video data by executing the portions of the firmware that are unique to the second encoding standard and the portions of the firmware that are common to all of the plurality of encoding standards.
- the video decoder 209 selects ( 355 ) the portions of the firmware that are unique to the third encoding standard.
- the video decoder 209 decodes the encoded video data by executing the portions of the firmware that are unique to the third encoding standard and the portions of the firmware that are common to all of the plurality of encoding standards.
- the video decoder 209 comprises a master row engine 405 and a slave row engine 410 .
- the master row engine 405 supports the MPEG-2, MPEG-4, and DV-25 encoding standards.
- MPEG-2 High Definition Television HDTV
- the slave row engine 410 supplements the master row engine 405 for decoding MPEG-2 video data.
- the host processor sends an indication to a master processor 430 in the master row engine 410 , indicating the type of video data that is to be decoded. Responsive to receiving the signal, the master processor 430 loads the appropriate combination of instructions 295 a , 295 b , 295 c , 295 d from the instruction memory into a code data memory 425 . [[[or is it the host processor that loads the instructions??]]] If the indicator indicates that the video data is MPEG-2, the master processor 430 also loads the appropriate combination of instructions 295 a , 295 b , 295 c , 295 d from the instruction memory into a code data memory 550 in the slave row engine 410 . After loading the appropriate combination of instructions 295 a , 295 b , 295 c , 295 d, the appropriate combination of instructions cause the master row engine 405 to accesses the video data with a video DMA 420 .
- the video data is received by a bitstream extractor 460 .
- the video data is also received by bitstream extractor 510 .
- the combination of instructions 295 a , 295 b , 295 c , 295 d configure and otherwise drive the appropriate hardware in the master row engine 409 and slave row engine 410 for the type of video data received.
- the master row engine 409 includes hardware components for decoding DV-25, MPEG-2, and MPEG-4 video.
- the master row engine 409 comprises a Video Engine Interface VEIF, a Quantizer Command Programming (QCP) First-In First-Out queue (FIFO) 490 , a Motion Computer (MOTC) 440 , a Video Request Manager (VREQM) FIFO 445 , an Inverse Quantizer 525 , a Video Request Manager 450 , an Inverse Discrete Cosine Transformation (IDCT) block 500 , and Pixel Reconstructor 455 that are used when decoding DV-25, MPEG-2, and MPEG-4 video data.
- QCP Quantizer Command Programming
- FIFO First-In First-Out queue
- MOTC Motion Computer
- VREQM Video Request Manager
- IDC Inverse Discrete Cosine Transformation
- the master row engine also includes a DV Inverse Quantizer (DVIQ) 480 , a DV Variable Length Decoder (DV VLD) 465 , and a DV IDCT Preprocessor 505 that are used when decoding DV-25 video data.
- DVIQ DV Inverse Quantizer
- VLD DV Variable Length Decoder
- DV IDCT Preprocessor 505 DV IDCT Preprocessor 505 that are used when decoding DV-25 video data.
- the slave row engine 410 comprises a master VLD 515 , a slave VLD 520 , video engine interface (VEIF) 525 , a QCP FIFO 530 , an inverse quantizer 535 , an IDCT 540 , a bridge 545 , a slave processor 555 , an MOTC 560 , a VREQM FIFO 565 , a video request manager 570 , and a pixel reconstructer 575 that are used for decoding MPEG-2 video data.
- VEIF video engine interface
- One embodiment of the present invention may be implemented as a board level product, as a single chip, application specific integrated circuit (ASIC), or with varying levels integrated on a single chip with other portions of the system as separate components.
- the degree of integration of the system will primarily be determined by speed and cost considerations. Because of the sophisticated nature of modern processors, it is possible to utilize a commercially available processor, which may be implemented external to an ASIC implementation of the present system. Alternatively, if the processor is available as an ASIC core or logic block, then the commercially available processor can be implemented as part of an ASIC device with various functions implemented as firmware.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
Description
- [Not Applicable]
- [Not Applicable]
- [Not Applicable]
- A number of different standards exist for encoding video data. In some cases, the video data is also compressed as part of the- encoding process. For example, the Motion Pictures Expert Group (MPEG) has devised two such standards commonly known as MPEG-2, and Advanced Video Coding (MPEG-4). Another example of an encoding standard is known as the Digital Video-25 (DV-25).
- The encoded video data is decoded by a video decoder. However, a video decoder can receive encoded video data that is encoded with any one of a wide variety of encoding standards. In order to display the video data, the video decoder needs to be able to determine and decode video data that is encoded with any one of the wide variety of encoding standards.
- Although some video decoders are capable of decoding video data from multiple formats, the video decoders comprise special hardware dedicated to decoding each one of the wide variety of encoding standards.-This is disadvantageous because the additional hardware increases the cost of the decoder system.
- Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with embodiments presented in the remainder of the present application with references to the drawings.
- Presented herein is a unified decoder architecture.
- In one embodiment, there is presented a system for decoding video data encoded with a particular standard. The system comprises a video decoder, instruction memory, and a host processor. The video decoder decodes the video data encoded with the particular standard. The instruction memory stores a first set of instructions and a second set of instructions. The first set of instructions are for decoding encoded video data according to a first encoding standard. The second set of instruction are for decoding encoded video data according to a second encoding standard. The host processor provides an indication to the video decoder indicating the particular encoding standard. The video decoder executes the first set of instructions if the indication indicates that the particular encoding standard is the first encoding standard and executes the second set of instructions if the indication indicates that the particular encoding standard is the second encoding standard.
- In another embodiment, there is presented a method for decoding video data encoded with a particular standard. The method comprises providing an indication to a video decoder indicating the particular encoding standard to the video decoder, executing a first set of instructions if the indication indicates that the particular encoding standard is a first encoding standard, and executing a second set of instructions if the indication indicates that the particular encoding standard is the second encoding standard.
- In another embodiment, there is presented a system for decoding video data encoded with a particular standard. The system comprises a code memory and a processor. The code memory stores instructions. The processor loads the code memory with a first set of instructions for decoding encoded video data according to a first encoding standard, where the video data is encoded according to the first encoding standard and loads the code memory a second set of instruction for decoding encoded video data according to a second encoding standard, wherein the video data is encoded according to the second encoding standard.
- These and other advantages and novel features of the present invention, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings.
-
FIG. 1 is a block diagram of an exemplary decoder system for decoding compressed video data, in accordance with an embodiment of the present invention; -
FIG. 2 is a block diagram of a circuit for decoding encoded video data in accordance with an embodiment of the present invention; -
FIG. 3 is a flow diagram for decoding compressed video data in accordance with an embodiment of the present invention; and -
FIG. 4 is a block diagram of the video decoder in accordance with an embodiment of the present invention. - Referring now to
FIG. 1 there is illustrated a block diagram of an exemplary decoder system for decoding compressed video data, in accordance with an embodiment of the present invention. Data is received and stored in apresentation buffer 203 within a Synchronous Dynamic Random Access Memory (SDRAM) 201. The data can be received from either a communication channel or from a local memory, such as, for example, a hard disc or a DVD. In addition, the video data may be compressed using different encoding standards, such as, but not limited to, MPEG-2, DV-25, and MPEG-4. - The data output from the
presentation buffer 203 is then passed to adata transport processor 205. Thedata transport processor 205 demultiplexes the transport stream into packetized elementary stream constituents, and passes the audio transport stream to anaudio decoder 215 and the video transport stream to avideo transport processor 207 and then to anMPEG video decoder 209. The audio data is then sent to the output blocks, and the video is sent to adisplay engine 211. - The
display engine 211 scales the video picture, renders the graphics, and constructs the complete display. Once the display is ready to be presented, it is passed to avideo encoder 213 where it is converted to analog video using an internal digital to analog converter (DAC). The digital audio is converted to analog in an audio digital to analog converter (DAC) 217. - The
video decoder 209 can decode encoded video data that is encoded with any one of a plurality of encoding standards. Thevideo decoder 209 uses firmware to decode the encoded video data. A portion of the firmware can be used for decoding video data for each of the plurality of standards, while other portions are specific to a particular standard. Accordingly, the video decoder executes a combination of the portions of the firmware that are common for decoding each of the different standards and the portions that are unique to the specified standard used for encoding the encoded video data. - A
host processor 290 detects the specific standard used for encoding the encoded video data and provides an indication indicating the specific standard to thevideo decoder 209. Responsive thereto, thevideo decoder 209 selects the portions of the firmware that are specific to the encoding standard for execution along with the portions that are common for all of the standards. - Referring now to
FIG. 2 , there is illustrated a block diagram of a circuit for decoding encoded video data in accordance with an embodiment of the present invention. The circuit comprises avideo decoder 209, ahost processor 290, afirst instruction memory 291, and asecond instruction memory 292. Thefirst instruction memory 291 stores firmware comprising a first plurality ofinstructions 295 a that are common for decoding encoded video data encoded with any of a plurality of encoding standards, a second plurality ofinstructions 295 b that is unique for decoding encoded video data encoded with a first encoding standard, a third plurality ofinstructions 295 c that is unique for decoding encoded video data encoded with a second encoding standard, a fourth plurality ofinstructions 295 d that is unique for decoding encoded video data encoded with a third encoding standard. The first encoding standard can comprise, for example, MPEG-2. The second encoding standard can comprise, for example, DV-25. The third encoding standard can comprise, for example, MPEG-4. Although the pluralities ofinstructions instructions first instruction memory 291. - The
host processor 290 executes instructions stored in thesecond instruction memory 292. Execution of the instructions in thesecond instruction memory 292 cause thehost processor 290 to detect the encoding standard used for encoding the compressed video data and provide an indicator indicating the encoding standard to thevideo decoder 209. - The
video decoder 209 includes acontrol register 297 comprising a plurality of bits. Thehost processor 290 includes the encoding standard to thevideo decoder 209 by setting certain values in one or more of the bits in the control register. For example, in an exemplary case, thehost processor 290 can set two bits from thecontrol register 297 to indicate the encoding standard, wherein the value of the two bits indicate the encoding standard as set forth in the table below.Bit Value Encoding Standard 00 Not Used 01 MPEG-2 10 DV-25 11 MPEG-4 - Based on the indicated encoding standard, the
video decoder 209 selects and executes the portions of the firmware that are specific to the encoding standard for execution along with the portions that are common for the plurality of encoding standards. - Referring now to
FIG. 3 , there is illustrated a flow diagram for decoding compressed video data in accordance with an embodiment of the present invention. At 305, thehost processor 290 detects the encoding standard for encoding the encoded video data. - After determining the encoding standard for encoding the encoded video data, the
host processor 290 provides (310) an indication indicating the encoding standard to thevideo decoder 209. - At 315, the
video decoder 209 receives the indication indicating the encoding standard. At 320, a determination is made whether the encoding standard is a first encoding standard, a second encoding standard, or a third encoding standard. - If the encoding standard is a first encoding standard at 320, the
video decoder 209 selects (325) the portions of the firmware that are unique to the first encoding standard. At 330, thevideo decoder 209 decodes the encoded video data by executing the portions of the firmware that are unique to the first encoding standard and the portions of the firmware that are common to all of the plurality of encoding standards. - If the encoding standard is a second encoding standard at 320, the
video decoder 209 selects (335) the portions of the firmware that are unique to the second encoding standard. At 340, thevideo decoder 209 decodes the encoded video data by executing the portions of the firmware that are unique to the second encoding standard and the portions of the firmware that are common to all of the plurality of encoding standards. - If the encoding standard is a third encoding standard at 320, the
video decoder 209 selects (355) the portions of the firmware that are unique to the third encoding standard. At 360, thevideo decoder 209 decodes the encoded video data by executing the portions of the firmware that are unique to the third encoding standard and the portions of the firmware that are common to all of the plurality of encoding standards. - Referring now to
FIG. 4 , there is illustrated a block diagram of anexemplary video decoder 209 in accordance with an embodiment of the present invention. Thevideo decoder 209 comprises amaster row engine 405 and aslave row engine 410. Themaster row engine 405 supports the MPEG-2, MPEG-4, and DV-25 encoding standards. However, in the case of MPEG-2 High Definition Television (HDTV), although the instructions are the same, the rate of data for decoding is high. Accordingly, theslave row engine 410 supplements themaster row engine 405 for decoding MPEG-2 video data. - The host processor sends an indication to a
master processor 430 in themaster row engine 410, indicating the type of video data that is to be decoded. Responsive to receiving the signal, themaster processor 430 loads the appropriate combination ofinstructions master processor 430 also loads the appropriate combination ofinstructions slave row engine 410. After loading the appropriate combination ofinstructions master row engine 405 to accesses the video data with a video DMA 420. - The video data is received by a
bitstream extractor 460. In the case where the video data is MPEG-2, the video data is also received by bitstream extractor 510. The combination ofinstructions slave row engine 410 for the type of video data received. - The master row engine 409 includes hardware components for decoding DV-25, MPEG-2, and MPEG-4 video. The master row engine 409 comprises a Video Engine Interface VEIF, a Quantizer Command Programming (QCP) First-In First-Out queue (FIFO) 490, a Motion Computer (MOTC) 440, a Video Request Manager (VREQM)
FIFO 445, anInverse Quantizer 525, aVideo Request Manager 450, an Inverse Discrete Cosine Transformation (IDCT) block 500, andPixel Reconstructor 455 that are used when decoding DV-25, MPEG-2, and MPEG-4 video data. The master row engine also includes a DV Inverse Quantizer (DVIQ) 480, a DV Variable Length Decoder (DV VLD) 465, and aDV IDCT Preprocessor 505 that are used when decoding DV-25 video data. - The
slave row engine 410 comprises amaster VLD 515, a slave VLD 520, video engine interface (VEIF) 525, aQCP FIFO 530, aninverse quantizer 535, anIDCT 540, abridge 545, aslave processor 555, anMOTC 560, a VREQM FIFO 565, avideo request manager 570, and apixel reconstructer 575 that are used for decoding MPEG-2 video data. - One embodiment of the present invention may be implemented as a board level product, as a single chip, application specific integrated circuit (ASIC), or with varying levels integrated on a single chip with other portions of the system as separate components. The degree of integration of the system will primarily be determined by speed and cost considerations. Because of the sophisticated nature of modern processors, it is possible to utilize a commercially available processor, which may be implemented external to an ASIC implementation of the present system. Alternatively, if the processor is available as an ASIC core or logic block, then the commercially available processor can be implemented as part of an ASIC device with various functions implemented as firmware.
- While the invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the invention. In addition, many modifications may be made to adapt particular situation or material to the teachings of the invention without departing from its scope. Therefore, it is intended that the invention not be limited to the particular embodiment(s) disclosed, but that the invention will include all embodiments falling within the scope of the appended claims.
Claims (18)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/775,652 US7720294B2 (en) | 2004-02-09 | 2004-02-09 | Unified decoder architecture |
EP05002311A EP1562383A3 (en) | 2004-02-09 | 2005-02-03 | Multistandard video decoder |
TW094103804A TWI262723B (en) | 2004-02-09 | 2005-02-04 | Unified decoder architecture |
CNA2005100532199A CN1655617A (en) | 2004-02-09 | 2005-02-16 | Unified decoder architecture |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/775,652 US7720294B2 (en) | 2004-02-09 | 2004-02-09 | Unified decoder architecture |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050175106A1 true US20050175106A1 (en) | 2005-08-11 |
US7720294B2 US7720294B2 (en) | 2010-05-18 |
Family
ID=34679422
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/775,652 Active 2027-05-12 US7720294B2 (en) | 2004-02-09 | 2004-02-09 | Unified decoder architecture |
Country Status (4)
Country | Link |
---|---|
US (1) | US7720294B2 (en) |
EP (1) | EP1562383A3 (en) |
CN (1) | CN1655617A (en) |
TW (1) | TWI262723B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060143615A1 (en) * | 2004-12-28 | 2006-06-29 | Seiko Epson Corporation | Multimedia processing system and multimedia processing method |
TWI411306B (en) * | 2010-01-20 | 2013-10-01 | Himax Media Solutions Inc | Multi-format video decoder and related decoding method |
US20140348230A1 (en) * | 2011-07-29 | 2014-11-27 | Panasonic Intellectual Property Corporation Of America | Moving picture coding method, moving picture decoding method, moving picture coding apparatus, moving picture decoding apparatus, and moving picture coding and decoding apparatus |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4612721B2 (en) | 2005-07-20 | 2011-01-12 | ヒューマックス カンパニーリミテッド | Decoder and bitstream decoding method |
US9094686B2 (en) * | 2006-09-06 | 2015-07-28 | Broadcom Corporation | Systems and methods for faster throughput for compressed video data decoding |
KR101305491B1 (en) | 2007-04-17 | 2013-09-17 | (주)휴맥스 | Bitstream decoding device and method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5812760A (en) * | 1996-06-25 | 1998-09-22 | Lsi Logic Corporation | Programmable byte wise MPEG systems layer parser |
US5912676A (en) * | 1996-06-14 | 1999-06-15 | Lsi Logic Corporation | MPEG decoder frame memory interface which is reconfigurable for different frame store architectures |
US20030185306A1 (en) * | 2002-04-01 | 2003-10-02 | Macinnis Alexander G. | Video decoding system supporting multiple standards |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6498865B1 (en) | 1999-02-11 | 2002-12-24 | Packetvideo Corp,. | Method and device for control and compatible delivery of digitally compressed visual data in a heterogeneous communication network |
WO2003085494A2 (en) | 2002-04-01 | 2003-10-16 | Broadcom Corporation | Video decoding system |
-
2004
- 2004-02-09 US US10/775,652 patent/US7720294B2/en active Active
-
2005
- 2005-02-03 EP EP05002311A patent/EP1562383A3/en not_active Ceased
- 2005-02-04 TW TW094103804A patent/TWI262723B/en active
- 2005-02-16 CN CNA2005100532199A patent/CN1655617A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5912676A (en) * | 1996-06-14 | 1999-06-15 | Lsi Logic Corporation | MPEG decoder frame memory interface which is reconfigurable for different frame store architectures |
US5812760A (en) * | 1996-06-25 | 1998-09-22 | Lsi Logic Corporation | Programmable byte wise MPEG systems layer parser |
US20030185306A1 (en) * | 2002-04-01 | 2003-10-02 | Macinnis Alexander G. | Video decoding system supporting multiple standards |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060143615A1 (en) * | 2004-12-28 | 2006-06-29 | Seiko Epson Corporation | Multimedia processing system and multimedia processing method |
TWI411306B (en) * | 2010-01-20 | 2013-10-01 | Himax Media Solutions Inc | Multi-format video decoder and related decoding method |
US20140348230A1 (en) * | 2011-07-29 | 2014-11-27 | Panasonic Intellectual Property Corporation Of America | Moving picture coding method, moving picture decoding method, moving picture coding apparatus, moving picture decoding apparatus, and moving picture coding and decoding apparatus |
US9706207B2 (en) * | 2011-07-29 | 2017-07-11 | Sun Patent Trust | Moving picture coding method, moving picture decoding method, moving picture coding apparatus, moving picture decoding apparatus, and moving picture coding and decoding apparatus |
US10158875B2 (en) | 2011-07-29 | 2018-12-18 | Sun Patent Trust | Moving picture coding method, moving picture decoding method, moving picture coding apparatus, moving picture decoding apparatus, and moving picture coding and decoding apparatus |
US10587889B2 (en) | 2011-07-29 | 2020-03-10 | Sun Patent Trust | Movie picture coding method, moving picture decoding method, moving picture coding apparatus, moving picture decoding apparatus, and moving picture coding and decoding apparatus |
US10820006B2 (en) | 2011-07-29 | 2020-10-27 | Sun Patent Trust | Moving picture coding method, moving picture decoding method, moving picture coding apparatus, moving picture decoding apparatus, and moving picture coding and decoding apparatus |
US11438619B2 (en) * | 2011-07-29 | 2022-09-06 | Sun Patent Trust | Moving picture coding method, moving picture decoding method, moving picture coding apparatus, moving picture decoding apparatus, and moving picture coding and decoding apparatus |
US11758174B2 (en) | 2011-07-29 | 2023-09-12 | Sun Patent Trust | Moving picture coding method, moving picture decoding method, moving picture coding apparatus, moving picture decoding apparatus, and moving picture coding and decoding apparatus |
US20230370629A1 (en) * | 2011-07-29 | 2023-11-16 | Sun Patent Trust | Moving picture coding method, moving picture decoding method, moving picture coding apparatus, moving picture decoding apparatus, and moving picture coding and decoding apparatus |
Also Published As
Publication number | Publication date |
---|---|
CN1655617A (en) | 2005-08-17 |
EP1562383A2 (en) | 2005-08-10 |
TWI262723B (en) | 2006-09-21 |
EP1562383A3 (en) | 2005-08-17 |
TW200541344A (en) | 2005-12-16 |
US7720294B2 (en) | 2010-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6799246B1 (en) | Memory interface for reading/writing data from/to a memory | |
US8462841B2 (en) | System, method and device to encode and decode video data having multiple video data formats | |
US5812789A (en) | Video and/or audio decompression and/or compression device that shares a memory interface | |
US8781000B2 (en) | Dynamic video data compression | |
US8902989B2 (en) | Decoder system for decoding multi-standard encoded video | |
KR19980018215A (en) | Video data processing method and device | |
EP1562383A2 (en) | Multistandard video decoder | |
US5752266A (en) | Method controlling memory access operations by changing respective priorities thereof, based on a situation of the memory, and a system and an integrated circuit implementing the method | |
US20050163226A1 (en) | Video buffer control apparatus for dual video decoding and digital broadcasting receiver thereof | |
US9185407B2 (en) | Displaying audio data and video data | |
US20050128109A1 (en) | System, method, and apparatus for variable length decoder | |
US8737467B2 (en) | Information processing apparatus and method | |
US8948263B2 (en) | Read/write separation in video request manager | |
US20050036555A1 (en) | Automatic direct memory access engine | |
US7284072B2 (en) | DMA engine for fetching words in reverse order | |
US7702021B2 (en) | Decoding of digital video standard material during variable length decoding | |
US7103100B1 (en) | Digital signal processing apparatus and method and providing medium | |
US7889206B2 (en) | Direct memory accessing for fetching macroblocks | |
US7873110B2 (en) | MPEG smart video transport processor with different transport packet handling | |
US20050169376A1 (en) | Motion vector address computer error detection | |
US20050198443A1 (en) | Verification of memory accesses by distal clients by testing memory access by a proximate client | |
US20050232355A1 (en) | Video decoder for supporting both single and four motion vector macroblocks | |
JPH10303308A (en) | Integrated circuit having cores and shells and hierarchical firmware therefor | |
US20050174493A1 (en) | Reprogramming of select registers in a linked list |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BIDNUR, RAVINDRA;PAI, RAMADAS LAKSHMIKANTH;SHERIGER, BHASKAR;AND OTHERS;REEL/FRAME:014494/0026 Effective date: 20040205 Owner name: BROADCOM CORPORATION,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BIDNUR, RAVINDRA;PAI, RAMADAS LAKSHMIKANTH;SHERIGER, BHASKAR;AND OTHERS;REEL/FRAME:014494/0026 Effective date: 20040205 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001 Effective date: 20170119 |
|
IPR | Aia trial proceeding filed before the patent and appeal board: inter partes review |
Free format text: TRIAL NO: IPR2017-01183 Opponent name: ADVANCED MICRO DEVICES, INC. AND ATI TECHNOLOGIES Effective date: 20170328 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |