US20050057313A1 - Differential charge pump phase lock loop (PLL) synthesizer with adjustable tuning voltage range - Google Patents
Differential charge pump phase lock loop (PLL) synthesizer with adjustable tuning voltage range Download PDFInfo
- Publication number
- US20050057313A1 US20050057313A1 US10/874,603 US87460304A US2005057313A1 US 20050057313 A1 US20050057313 A1 US 20050057313A1 US 87460304 A US87460304 A US 87460304A US 2005057313 A1 US2005057313 A1 US 2005057313A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- differential
- charge pump
- voltage range
- tuning
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
- H03K3/0231—Astable circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0895—Details of the current generators
- H03L7/0896—Details of the current generators the current generators being controlled by differential up-down pulses
Definitions
- This invention relates to a differential charge pump phase lock loop (PLL) synthesizer with adjustable tuning voltage range.
- PLL phase lock loop
- Conventional PLL synthesizers typically employ a single-ended charge pump to drive a VCO which is typically varactor tuned.
- the varactor tuned VCO employs a varactor diode which is reversed biased and requires a positive tuning voltage with respect to ground.
- the single-ended charge pump generates up current and down current pulses which are applied to a loop filter.
- the loop filter converts the up and down currents to a positive tuning voltage which is applied to the VCO.
- the charge pump output is coupled directly to the VCO's tuning voltage input. Hence, the voltage at the charge pump outputs must span the desired VCO tuning voltage range and may swing close to the rail-to-rail voltage.
- VCO gain factor, Kv the VCO gain factor
- Kv the VCO gain factor
- the input tuning voltage range is made as large as possible.
- High performance VCOs typically use an LC tank resonator with frequency tuning achieved by varying the reverse bias voltage across a varactor diode.
- the varactor diode is usually biased at least about 1.5V into reverse bias which results in an allowable tuning voltage range from about 1.5V up to the positive supply.
- a high performance PLL also typically requires high output impedance and very good matching of the output up and down currents of the charge pump.
- the charge pump must also have low leakage currents during the off state in order to minimize static phase error at the PFD input and reference spur sidebands on the VCO output spectrum. It is difficult to design a charge pump that meets these requirements over an output voltage range that must also swing close to the supply rails to meet the desired VCO tuning range.
- the charge pump output voltage range would be decoupled from the VCO tuning range so that the design of the charge pump could be optimized without the constraint of being compliant over the full VCO tuning range.
- Such a design would allow the charge pump and the VCO to be optimized independently of each other and allow the VCO to run off a higher supply voltage that the charge pump.
- an innovative differential charge pump PLL synthesizer with adjustable tuning voltage range can be achieved by generating up and down pulses in response to a reference frequency and a sub-multiple of an output frequency; providing positive and negative differential current pulses in response to the up and down pulses with a differential charge pump, generating a differential voltage from the positive and negative differential current pulses with a loop filter and applying a shift voltage at a voltage terminal of a differential amplifier circuit responsive to the differential voltage to shift the output voltage range and provide a predetermined tuning voltage range.
- This invention features a differential charge pump PLL synthesizer with adjustable tuning voltage range including a voltage controlled oscillator responsive to a tuning voltage to provide an output frequency, a phase detector circuit responsive to a reference frequency and a sub-multiple of the output frequency for generating up and down pulses, a differential charge pump responsive to the up and the down pulses for generating positive and negative differential current pulses, a loop filter responsive to the positive and negative differential current pulses for providing a differential voltage, and a differential amplifier circuit responsive to the differential voltage and a shift voltage terminal for shifting the output voltage range of the differential amplifier circuit to provide a predetermined tuning voltage range.
- the shift voltage is greater than about 1V.
- the differential charge pump PLL may include a summer circuit for adding the shift voltage to the output of the differential amplifier circuit to provide the predetermined tuning voltage range.
- the PLL may include a frequency divider circuit for generating the sub-multiple of the output frequency.
- the differential voltage swing may be equal to about one half of the tuning voltage range.
- the shift voltage may be any voltage in the range equal to about one half of the voltage range above a negative power supply rail of the differential amplifier circuit to a voltage equal to about one half the voltage tuning range below a positive power supply rail of the differential amplifier circuit.
- the differential amplifier circuit may apply a gain to the differential voltage that may be greater than or equal to 1.
- This invention further features a method for providing an adjustable tuning voltage range for a differential charge pump PLL synthesizer including the steps of generating up and down pulses in response to a reference frequency and a sub-multiple of an output frequency, providing positive and negative differential current pulses in response to the up and the down pulses with a differential charge pump, generating a differential voltage from the positive and negative differential current pulses with a loop filter, generating a single ended voltage from the differential voltage with a differential amplifier circuit, and applying a shift voltage at a voltage terminal to shift the output voltage range of the differential amplifier circuit and provide a predetermined tuning voltage range.
- This invention also features a method for providing an adjustable tuning voltage range for a differential charge pump PLL synthesizer including providing a tuning voltage range determined by a voltage swing of the differential outputs of a differential charge pump, and providing a center voltage of the tuning voltage range determined by a shift voltage applied at an input to a differential amplifier circuit.
- FIG. 1 is a schematic block diagram of a prior art PLL synthesizer employing a single-ended charge pump
- FIG. 2 is a schematic block diagram of one embodiment of the differential charge pump PLL synthesizer of this invention.
- FIG. 3 is a schematic block diagram showing in further detail the components of the differential charge pump PLL synthesizer shown in FIG. 2 ;
- FIG. 4 is a block diagram showing the steps for the method for providing an adjustable tuning voltage for a differential charge pump PLL synthesizer of this invention.
- FIG. 1 typically includes phase frequency detector (PFD) 12 responsive to a reference frequency signal, f REF , on line 14 and a sub-multiple of an output frequency signal, n DIV on line 16 .
- PFD phase frequency detector
- n DIV is generated with N-divider circuit 18 which divides f OUT on line 31 by N.
- PFD 12 compares the frequency of f REF and n DIV to determine if the frequency of n DIV needs to be increased or decreased in order to lock f REF to n DIV .
- PFD 12 generates the appropriate frequency up pulses on line 20 or frequency down pulses on line 22 which is applied to single-ended charge pump 24 .
- Single-ended charge pump 24 is responsive to the frequency up and frequency down pulses and generates current up pulses and current down pulses on line 25 which are applied to loop filter 26 .
- Loop filter 26 is responsive to the current up and current down pulses to generate voltages on line 28 which are applied to single-ended VCO 30 to increase or decrease the frequency of f OUT on line 31 to achieve a lock.
- V TUNE on line 28 the voltages applied to VCO 30 generated by single-ended charge pump 24 and loop filter 26 must equal the voltages for the desired tuning voltage range.
- PLL synthesizer 10 cannot shift or adjust the output voltage range on line 28 .
- differential charge pump phase lock loop (PLL) synthesizer 80 FIG. 2
- PLL phase lock loop
- the tuning voltage can be rail-to-rail and still leave sufficient head-room and foot-room for differential charge pump 96 to operate within.
- the tuning range can be shifted up or down to optimise the varactor biasing in VCO 150 without impacting the design of charge pump 96 .
- Differential charge pump PLL synthesizer 80 includes phase detector circuit 82 responsive to a reference frequency, f REF , on line 84 and a sub-multiple of an output frequency, f DIV , on line 86 , (e.g., a sub-multiple of the output frequency f OUT on line 88 which has been divided by N by divider circuit 90 ).
- Phase detector circuit 82 generates frequency up pulses on line 92 and frequency down pulses on line 94 which are input to differential charge pump 96 .
- Differential charge pump 96 generates current up and current down pulses on lines 98 and 100 to charge or discharge capacitors in loop filters 106 and 108 .
- Loop filters 106 and 108 are responsive to the current up and current down pulses on line 98 and 100 and convert the current up and current down pulses to positive and negative differential voltages, respectively, between lines 112 and 114 .
- Loop filters 106 and 108 , FIG. 3 may include capacitors 102 and 103 , and capacitors 104 and 105 , respectively. Although in this example two loop filters are employed, this is not a necessary limitation of this invention, as a single loop filter network, as indicated by dashed line 115 , FIG. 2 may be employed, or a differential loop filter may be utilized, as known by those skilled in the art.
- Differential amplifier circuit 138 is responsive to the difference of the voltages on lines 112 and 114 and to a shift voltage, V SHIFT , e.g., 3.0V or 3.5V, applied at voltage terminal 130 to shift the output voltage range on line 140 and minimize the differential voltage swing required across lines 112 and 114 for a desired VCO tuning voltage range.
- V SHIFT shift voltage
- Differential amplifier 138 FIG. 3 , where like parts have been given like numbers, may include a four resistor instrumentation amplifier topology, e.g., resistors 160 , 162 , 164 and 166 , as known to those skilled in the art and may include input buffers (not shown) to avoid excessively loading loop filters 106 and 108 .
- Voltage terminal 130 is used to shift the output voltage range of differential amplifier 142 on line 140 to align the voltage output swing with the desired VCO tuning voltage range.
- summer circuit 145 FIG. 2 , adds the shift voltage applied at terminal 130 and the voltage on line 143 output by amplifier 142 to provide the predetermined tuning voltage range V TUNE , on line 140 to activate single-ended VCO 150 .
- V TUNE V SHIFT +(V IN + ⁇ V IN ⁇ ) (1)
- V TUNE V SHIFT +(V IN + ⁇ V IN ⁇ ) (1)
- a tuning voltage range of 3V can be achieved with just a ⁇ 0.75V swing or a 1.5V span on the outputs of charge pump 96 , indicated at 98 and 100 .
- the tuning range needs to be shifted down by half a volt, e.g., a range of 1.5V to 4.5V, this can be achieved by reducing the shift voltage from 3.5V to 3.0V without effecting the ⁇ 0.75V swing required at outputs 98 and 100 of differential charge pump 96 .
- the span of the tuning range is determined by the voltage swing at voltage outputs 98 and 100 of charge pump 96 and the center of the range is set by the shift voltage applied at terminal 130 .
- the output voltage compliance range of differential charge pump 96 needs to be only one half of the desired tuning range. This is in contrast to conventional PLL synthesizers which require the charge pump outputs to span the full tuning voltage range.
- the shift voltage may be 3.0V or 3.5V as discussed above, or any voltage in the range from a voltage corresponding to half the desired tuning range above the negative power supply rail (not shown) of differential amplifier circuit 138 to a voltage corresponding to half the desired tuning range below the positive power supply rail (not shown) of differential amplifier circuit 138 . Regardless of the level shifting of the tuning range the peak to peak voltage swing at the outputs of differential charge pump 96 needs to be only one half of the desired tuning voltage range.
- differential amplifier circuit 96 As shown above, applying a shift voltage at voltage terminal 130 shifts the tuning voltage (V TUNE ) on line 140 output by differential amplifier circuit 96 such that any desired output voltage range can be achieved while maintaining a minimum differential voltage ( ⁇ V) at the inputs of differential amplifier circuit 96 .
- V TUNE tuning voltage
- ⁇ V minimum differential voltage
- differential charge pump 96 can utilize lower voltage supply rails and thus take advantage of more advanced process technologies and consume less power.
- V SHIFT shifts V TUNE to be positive, e.g., of sufficient voltage to ensure that the VCO's tuning varactor is sufficiently reverse biased.
- differential amplifier circuit 38 includes a four resistor configuration, e.g., resistors 160 , 162 , 164 and 166 .
- Input resistors 162 and 164 each have value equal to R 1 and feedback resistor 166 and Vshift resistor 160 each have value equal to R 2 .
- V TUNE V SHIFT + R 2 R 1 ⁇ ( V IN + - V IN - ) ( 10 )
- R 2 R 1
- the differential gain of differential amplifier circuit 138 can be increased.
- the required voltage swing at outputs 98 and 100 of differential charge pump 96 can be varied in accordance with equation (10) above. How much the gain can be increased may be limited by the output phase noise requirement of PLL synthesizer 80 , as the noise contribution from differential charge pump 96 increases with the differential amplifier gain.
- Method 398 , FIG. 4 of providing an adjustable tuning voltage range for a differential charge pump PLL synthesizer of this invention includes the steps of: generating up and down pulses in response to a reference frequency and a sub-multiple of an output frequency, step 400 ; providing positive and negative differential current pulses in response to the up and down pulses with a differential charge pump; step 402 ; generating a differential voltage from the positive and negative current pulses with a loop filter, step 404 , generating a single-ended voltage from the differential voltage with a differential amplifier circuit, step 406 ; and applying a shift voltage at a voltage terminal to shift the output voltage range of the differential amplifier and provide a predetermined tuning voltage range, step 408 .
Abstract
A differential charge pump PLL synthesizer with adjustable tuning voltage range including a voltage controlled oscillator responsive to a tuning voltage to provide an output frequency. A phase detector circuit is responsive to a reference frequency and the sub-multiple of the output frequency for generating up and down pulses. A differential charge pump is responsive to the up and down pulses for generating positive and negative differential current pulses. A loop filter is responsive to the positive and negative differential current pulses for providing a differential voltage. A differential amplifier circuit is responsive to the differential voltage and a shift voltage applied at a voltage terminal for shifting the output voltage range of the differential amplifier circuit to provide a predetermined tuning voltage range.
Description
- This application claims benefit of U.S. Provisional Application No. 60/483,411 filed Jun. 27, 2003, entitled “Fast Locking PLL Based Synthesizer” and U.S. Provisional Application No. 60/544,439 filed Feb. 14, 2004, entitled “Fast Switching PLL Synthesizer for a GSM/EDGE Base Station”, both incorporated by reference herein.
- This invention relates to a differential charge pump phase lock loop (PLL) synthesizer with adjustable tuning voltage range.
- Conventional PLL synthesizers typically employ a single-ended charge pump to drive a VCO which is typically varactor tuned. The varactor tuned VCO employs a varactor diode which is reversed biased and requires a positive tuning voltage with respect to ground. The single-ended charge pump generates up current and down current pulses which are applied to a loop filter. The loop filter converts the up and down currents to a positive tuning voltage which is applied to the VCO. In a conventional PLL synthesizer employing a single-ended charge pump and passive loop filter, the charge pump output is coupled directly to the VCO's tuning voltage input. Hence, the voltage at the charge pump outputs must span the desired VCO tuning voltage range and may swing close to the rail-to-rail voltage.
- It is desirable to keep the VCO gain factor, Kv, as small as possible in a high performance PLL synthesizer to desensitize the output phase noise from noise at the tuning input. Hence for a given desired output frequency range, the input tuning voltage range is made as large as possible. High performance VCOs typically use an LC tank resonator with frequency tuning achieved by varying the reverse bias voltage across a varactor diode. To minimize noise and for the best gain factor (Kv) linearity, the varactor diode is usually biased at least about 1.5V into reverse bias which results in an allowable tuning voltage range from about 1.5V up to the positive supply.
- A high performance PLL also typically requires high output impedance and very good matching of the output up and down currents of the charge pump. The charge pump must also have low leakage currents during the off state in order to minimize static phase error at the PFD input and reference spur sidebands on the VCO output spectrum. It is difficult to design a charge pump that meets these requirements over an output voltage range that must also swing close to the supply rails to meet the desired VCO tuning range.
- Ideally, the charge pump output voltage range would be decoupled from the VCO tuning range so that the design of the charge pump could be optimized without the constraint of being compliant over the full VCO tuning range. Such a design would allow the charge pump and the VCO to be optimized independently of each other and allow the VCO to run off a higher supply voltage that the charge pump.
- It is therefore an object of this invention to provide a differential charge pump PLL synthesizer with adjustable tuning voltage range.
- It is a further object of this invention to provide such a differential charge pump PLL synthesizer which shifts the tuning voltage range by adjusting the output offset of a differential amplifier circuit connected to a differential charge pump.
- It is a further object of this invention to provide such a differential charge pump which de-couples the tuning voltage range from the charge pump outputs.
- It is a further object of this invention to provide such a differential charge pump which minimizes the voltage swing needed to be generated by the charge pump and loop filter.
- It is a further object of this invention to provide such a differential charge pump which minimizes the differential voltages required at the charge pump outputs.
- It is a further object of this invention to provide such a differential charge pump which eases the charge pump design requirements.
- It is a further object of this invention to provide such a differential charge pump PLL synthesizer which can select a predetermined tuning voltage range for a particular single-ended VCO.
- This invention results from the realization that an innovative differential charge pump PLL synthesizer with adjustable tuning voltage range can be achieved by generating up and down pulses in response to a reference frequency and a sub-multiple of an output frequency; providing positive and negative differential current pulses in response to the up and down pulses with a differential charge pump, generating a differential voltage from the positive and negative differential current pulses with a loop filter and applying a shift voltage at a voltage terminal of a differential amplifier circuit responsive to the differential voltage to shift the output voltage range and provide a predetermined tuning voltage range.
- This invention features a differential charge pump PLL synthesizer with adjustable tuning voltage range including a voltage controlled oscillator responsive to a tuning voltage to provide an output frequency, a phase detector circuit responsive to a reference frequency and a sub-multiple of the output frequency for generating up and down pulses, a differential charge pump responsive to the up and the down pulses for generating positive and negative differential current pulses, a loop filter responsive to the positive and negative differential current pulses for providing a differential voltage, and a differential amplifier circuit responsive to the differential voltage and a shift voltage terminal for shifting the output voltage range of the differential amplifier circuit to provide a predetermined tuning voltage range.
- In one embodiment, the shift voltage is greater than about 1V. The differential charge pump PLL may include a summer circuit for adding the shift voltage to the output of the differential amplifier circuit to provide the predetermined tuning voltage range. The PLL may include a frequency divider circuit for generating the sub-multiple of the output frequency. The differential voltage swing may be equal to about one half of the tuning voltage range. The shift voltage may be any voltage in the range equal to about one half of the voltage range above a negative power supply rail of the differential amplifier circuit to a voltage equal to about one half the voltage tuning range below a positive power supply rail of the differential amplifier circuit. The differential amplifier circuit may apply a gain to the differential voltage that may be greater than or equal to 1.
- This invention further features a method for providing an adjustable tuning voltage range for a differential charge pump PLL synthesizer including the steps of generating up and down pulses in response to a reference frequency and a sub-multiple of an output frequency, providing positive and negative differential current pulses in response to the up and the down pulses with a differential charge pump, generating a differential voltage from the positive and negative differential current pulses with a loop filter, generating a single ended voltage from the differential voltage with a differential amplifier circuit, and applying a shift voltage at a voltage terminal to shift the output voltage range of the differential amplifier circuit and provide a predetermined tuning voltage range.
- This invention also features a method for providing an adjustable tuning voltage range for a differential charge pump PLL synthesizer including providing a tuning voltage range determined by a voltage swing of the differential outputs of a differential charge pump, and providing a center voltage of the tuning voltage range determined by a shift voltage applied at an input to a differential amplifier circuit.
- Other objects, features and advantages will occur to those skilled in the art from the following description of a preferred embodiment and the accompanying drawings, in which:
-
FIG. 1 is a schematic block diagram of a prior art PLL synthesizer employing a single-ended charge pump; -
FIG. 2 is a schematic block diagram of one embodiment of the differential charge pump PLL synthesizer of this invention; -
FIG. 3 is a schematic block diagram showing in further detail the components of the differential charge pump PLL synthesizer shown inFIG. 2 ; and -
FIG. 4 is a block diagram showing the steps for the method for providing an adjustable tuning voltage for a differential charge pump PLL synthesizer of this invention. - Aside from the preferred embodiment or embodiments disclosed below, this invention is capable of other embodiments and of being practiced or being carried out in various ways. Thus, it is to be understood that the invention is not limited in its application to the details of construction and the arrangements of components set forth in the following description or illustrated in the drawings.
- Prior
art PLL synthesizer 10,FIG. 1 typically includes phase frequency detector (PFD) 12 responsive to a reference frequency signal, fREF, online 14 and a sub-multiple of an output frequency signal, nDIV online 16. Typically, nDIV, is generated with N-divider circuit 18 which divides fOUT online 31 byN. PFD 12 compares the frequency of fREF and nDIV to determine if the frequency of nDIV needs to be increased or decreased in order to lock fREF to nDIV.PFD 12 generates the appropriate frequency up pulses online 20 or frequency down pulses online 22 which is applied to single-ended charge pump 24. Single-ended charge pump 24 is responsive to the frequency up and frequency down pulses and generates current up pulses and current down pulses online 25 which are applied toloop filter 26.Loop filter 26 is responsive to the current up and current down pulses to generate voltages online 28 which are applied to single-ended VCO 30 to increase or decrease the frequency of fOUT online 31 to achieve a lock. As discussed above, for a particular output or tuning voltage range, VTUNE online 28, the voltages applied toVCO 30 generated by single-ended charge pump 24 andloop filter 26 must equal the voltages for the desired tuning voltage range. Moreover, because the tuning voltages online 28 are directly coupled to single-ended charge pump 24 andloop filter 26,PLL synthesizer 10 cannot shift or adjust the output voltage range online 28. - In contrast, differential charge pump phase lock loop (PLL)
synthesizer 80,FIG. 2 , of this invention can provide a desired tuning range to the VCO with just half of the voltage of the desired tuning range required atoutputs differential charge pump 98. The tuning voltage can be rail-to-rail and still leave sufficient head-room and foot-room fordifferential charge pump 96 to operate within. The tuning range can be shifted up or down to optimise the varactor biasing in VCO 150 without impacting the design ofcharge pump 96. - Differential charge
pump PLL synthesizer 80 includesphase detector circuit 82 responsive to a reference frequency, fREF, online 84 and a sub-multiple of an output frequency, fDIV, online 86, (e.g., a sub-multiple of the output frequency fOUT on line 88 which has been divided by N by divider circuit 90).Phase detector circuit 82 generates frequency up pulses online 92 and frequency down pulses online 94 which are input todifferential charge pump 96.Differential charge pump 96 generates current up and current down pulses onlines loop filters Loop filters line lines Loop filters FIG. 3 may includecapacitors capacitors line 115,FIG. 2 may be employed, or a differential loop filter may be utilized, as known by those skilled in the art. -
Differential amplifier circuit 138 is responsive to the difference of the voltages onlines voltage terminal 130 to shift the output voltage range online 140 and minimize the differential voltage swing required acrosslines Differential amplifier 138,FIG. 3 , where like parts have been given like numbers, may include a four resistor instrumentation amplifier topology, e.g.,resistors loading loop filters Voltage terminal 130 is used to shift the output voltage range ofdifferential amplifier 142 online 140 to align the voltage output swing with the desired VCO tuning voltage range. In other designs,summer circuit 145,FIG. 2 , adds the shift voltage applied atterminal 130 and the voltage online 143 output byamplifier 142 to provide the predetermined tuning voltage range VTUNE, online 140 to activate single-endedVCO 150. - The following example, referring to
FIG. 2 , illustrates how differential chargepump PLL synthesizer 80 of this invention can tuneVCO 150 over the full tuning voltage range while the voltages atoutputs charge pump 96 need to span only half the tuning voltage range. The tuning voltage (VTUNE) of differential chargepump PLL synthesizer 80 is governed by the equation:
V TUNE =V SHIFT+(VIN + −V IN −) (1)
where VTUNE is the voltage online 140, VSHIFT is the shift voltage applied atterminal 130, VIN + is the voltage atline 112 and VIN − is the voltage atline 114. If the desired tuning voltage range is 2.0V to 5.0V anddifferential charge pump 96 andloop filters differential charge pump 96, e.g., 1.75V, setting VSHIFT to 3.5V will provide the desired tuning voltage range of 2.0V to 5.0V with a differential voltage of only 1.5V betweenlines
To generate a tuning voltage of 2V:
V TUNE=3.5V+((1.75V−0.75V)−(1.75V+0.75V)) (2)
V TUNE=3.5V+(1.0V−2.5V) (3)
V TUNE=3.5V+(−1.5V) (4)
VTUNE=2.0V, (5)
similarly, to generate a tuning voltage of 5V:
V TUNE=3.5V+((1.75V+0.75V)−(1.75V−0.75V)) (6)
V TUNE=3.5V+(2.5V−1.0V) (7)
V TUNE=3.5V+(1.5V) (8)
VTUNE=5.0 (9) - Hence a tuning voltage range of 3V can be achieved with just a ±0.75V swing or a 1.5V span on the outputs of
charge pump 96, indicated at 98 and 100. If the tuning range needs to be shifted down by half a volt, e.g., a range of 1.5V to 4.5V, this can be achieved by reducing the shift voltage from 3.5V to 3.0V without effecting the ±0.75V swing required atoutputs differential charge pump 96. Hence the span of the tuning range is determined by the voltage swing atvoltage outputs charge pump 96 and the center of the range is set by the shift voltage applied atterminal 130. With the differential outputs and the independent level shift capability, the output voltage compliance range ofdifferential charge pump 96 needs to be only one half of the desired tuning range. This is in contrast to conventional PLL synthesizers which require the charge pump outputs to span the full tuning voltage range. - The shift voltage may be 3.0V or 3.5V as discussed above, or any voltage in the range from a voltage corresponding to half the desired tuning range above the negative power supply rail (not shown) of
differential amplifier circuit 138 to a voltage corresponding to half the desired tuning range below the positive power supply rail (not shown) ofdifferential amplifier circuit 138. Regardless of the level shifting of the tuning range the peak to peak voltage swing at the outputs ofdifferential charge pump 96 needs to be only one half of the desired tuning voltage range. - As shown above, applying a shift voltage at
voltage terminal 130 shifts the tuning voltage (VTUNE) online 140 output bydifferential amplifier circuit 96 such that any desired output voltage range can be achieved while maintaining a minimum differential voltage (ΔV) at the inputs ofdifferential amplifier circuit 96. This greatly simplifies the design ofcharge pump 96 as it provides sufficient head-room and foot-room for cascaded current sources (not shown) used indifferential charge pump 96 for highest output impedance and better up to down matching over the required compliance range. Moreover,differential charge pump 96 can utilize lower voltage supply rails and thus take advantage of more advanced process technologies and consume less power. When the difference between VIN + and VIN −, indicated at 112 and 114, is negative, (e.g., −1.5V), applying a shift voltage, VSHIFT, of 3.5V shifts VTUNE to be positive, e.g., of sufficient voltage to ensure that the VCO's tuning varactor is sufficiently reverse biased. - The voltage swing required at
outputs differential charge pump 96 for a given tuning voltage range can be further minimized by increasing the gain ofdifferential amplifier circuit 138,FIG. 3 . In this embodiment, differential amplifier circuit 38 includes a four resistor configuration, e.g.,resistors Input resistors feedback resistor 166 andVshift resistor 160 each have value equal to R2. The tuning voltage (VTUNE) of differential chargepump PLL synthesizer 80 is governed by the equation:
Setting R1=R2 provides a differential gain of 1, as used in the example above with equations (1) to (9). By increasing the ratio of R2/R1 the differential gain ofdifferential amplifier circuit 138 can be increased. Hence, the required voltage swing atoutputs differential charge pump 96 can be varied in accordance with equation (10) above. How much the gain can be increased may be limited by the output phase noise requirement ofPLL synthesizer 80, as the noise contribution fromdifferential charge pump 96 increases with the differential amplifier gain. -
Method 398,FIG. 4 , of providing an adjustable tuning voltage range for a differential charge pump PLL synthesizer of this invention includes the steps of: generating up and down pulses in response to a reference frequency and a sub-multiple of an output frequency,step 400; providing positive and negative differential current pulses in response to the up and down pulses with a differential charge pump;step 402; generating a differential voltage from the positive and negative current pulses with a loop filter,step 404, generating a single-ended voltage from the differential voltage with a differential amplifier circuit,step 406; and applying a shift voltage at a voltage terminal to shift the output voltage range of the differential amplifier and provide a predetermined tuning voltage range,step 408. - Although specific features of the invention are shown in some drawings and not in others, this is for convenience only as each feature may be combined with any or all of the other features in accordance with the invention. The words “including”, “comprising”, “having”, and “with” as used herein are to be interpreted broadly and comprehensively and are not limited to any physical interconnection. Moreover, any embodiments disclosed in the subject application are not to be taken as the only possible embodiments.
- Other embodiments will occur to those skilled in the art and are within the following claims:
Claims (9)
1. A differential charge pump phase lock loop (PLL) synthesizer with adjustable tuning voltage range comprising:
a voltage controlled oscillator responsive to a tuning voltage to provide an output frequency;
a phase detector circuit responsive to a reference frequency and a sub-multiple of said output frequency for generating up and down pulses;
a differential charge pump responsive to said up and said down pulses for generating positive and negative differential current pulses;
a loop filter responsive to said positive and negative differential current pulses for providing a differential voltage; and
a differential amplifier circuit responsive to said differential voltage and a shift voltage applied at a voltage terminal for shifting the output voltage range of said differential amplifier circuit to provide a predetermined tuning voltage range.
2. The differential charge pump PLL synthesizer of claim 1 in which said shift voltage is greater than about +1V.
3. The differential charge pump PLL synthesizer of claim 1 further including a summer circuit for adding said shift voltage to the output of said differential amplifier circuit to provide said predetermined tuning voltage range.
4. The differential charge pump PLL synthesizer of claim 1 further including a frequency divider circuit for generating said sub-multiple of said output frequency.
5. The differential charge pump PLL synthesizer of claim 1 in which said differential voltage is equal to about one half of said tuning voltage range.
6. The differential charge pump PLL synthesizer of claim 1 in which said shift voltage is any voltage in the range equal to about one half of said voltage range above a negative power supply rail of said differential amplifier circuit to a voltage equal to about one half said voltage tuning range below a positive power supply rail of said differential amplifier circuit.
7. The differential charge pump PLL synthesizer of claim 1 in which said differential amplifier circuit applies a gain to said differential voltage that is greater than or equal to 1.
8. A method for providing an adjustable tuning voltage range for a differential charge pump PLL synthesizer comprising:
generating up and down pulses in response to a reference frequency and a sub-multiple of an output frequency;
providing positive and negative differential current pulses in response to said up and said down pulses with a differential charge pump;
generating a differential voltage from said positive and negative differential current pulses with a loop filter;
generating a single ended voltage from the said differential voltage with a differential amplifier circuit; and
applying a shift voltage at a voltage terminal to shift the output voltage range of said differential amplifier circuit and provide a predetermined tuning voltage range.
9. A method for providing an adjustable tuning voltage range for a differential charge pump PLL synthesizer comprising:
providing a tuning voltage range determined by a voltage swing of the differential outputs of a differential charge pump; and
providing a center voltage of said tuning voltage range determined by a shift voltage applied at an input to a differential amplifier circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/874,603 US20050057313A1 (en) | 2003-06-27 | 2004-06-23 | Differential charge pump phase lock loop (PLL) synthesizer with adjustable tuning voltage range |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US48341103P | 2003-06-27 | 2003-06-27 | |
US54443904P | 2004-02-14 | 2004-02-14 | |
US10/874,603 US20050057313A1 (en) | 2003-06-27 | 2004-06-23 | Differential charge pump phase lock loop (PLL) synthesizer with adjustable tuning voltage range |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050057313A1 true US20050057313A1 (en) | 2005-03-17 |
Family
ID=33555612
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/873,318 Active US6903585B2 (en) | 2003-06-27 | 2004-06-22 | Pulse width modulated common mode feedback loop and method for differential charge pump |
US10/874,641 Active US6897690B2 (en) | 2003-06-27 | 2004-06-23 | Charge pump system for fast locking phase lock loop |
US10/874,646 Active US6906565B2 (en) | 2003-06-27 | 2004-06-23 | Fast lock phase lock loop and method thereof |
US10/874,720 Active US7202717B2 (en) | 2003-06-27 | 2004-06-23 | Chopped charge pump |
US10/874,603 Abandoned US20050057313A1 (en) | 2003-06-27 | 2004-06-23 | Differential charge pump phase lock loop (PLL) synthesizer with adjustable tuning voltage range |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/873,318 Active US6903585B2 (en) | 2003-06-27 | 2004-06-22 | Pulse width modulated common mode feedback loop and method for differential charge pump |
US10/874,641 Active US6897690B2 (en) | 2003-06-27 | 2004-06-23 | Charge pump system for fast locking phase lock loop |
US10/874,646 Active US6906565B2 (en) | 2003-06-27 | 2004-06-23 | Fast lock phase lock loop and method thereof |
US10/874,720 Active US7202717B2 (en) | 2003-06-27 | 2004-06-23 | Chopped charge pump |
Country Status (2)
Country | Link |
---|---|
US (5) | US6903585B2 (en) |
WO (6) | WO2005002069A2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080174348A1 (en) * | 2007-01-24 | 2008-07-24 | Xerox Corporation | Sub-pixel generation for high speed color laser printers using a clamping technique for PLL (phase locked loop) circuitry |
US8368443B1 (en) * | 2012-01-17 | 2013-02-05 | Himax Technologies Limited | Differential charge pump circuit |
US10333529B1 (en) | 2018-08-24 | 2019-06-25 | Semiconductor Components Industries, Llc | Method of forming a conversion circuit and structure therefor |
Families Citing this family (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4249042B2 (en) * | 2004-01-22 | 2009-04-02 | 三菱電機株式会社 | Offset cancel device for differential charge pump |
JP4605433B2 (en) * | 2004-03-02 | 2011-01-05 | 横河電機株式会社 | Charge pump circuit and PLL circuit using the same |
US7081781B2 (en) * | 2004-04-02 | 2006-07-25 | Lattice Semiconductor Corporation | Charge pump for a low-voltage wide-tuning range phase-locked loop |
US7053684B1 (en) * | 2004-04-28 | 2006-05-30 | Cirrus Logic, Inc. | Reduced jitter charge pumps and circuits and systems utilizing the same |
US7138839B2 (en) * | 2004-05-19 | 2006-11-21 | Skyworks Solutions, Inc. | Phase-locked loops |
JP4327666B2 (en) * | 2004-06-23 | 2009-09-09 | 株式会社ルネサステクノロジ | Wireless transmission circuit and transceiver using the same |
US7151413B2 (en) * | 2004-12-02 | 2006-12-19 | Via Technologies Inc. | Low noise charge pump for PLL-based frequence synthesis |
US7590387B2 (en) * | 2005-03-18 | 2009-09-15 | Broadcom Corp. | High accuracy voltage controlled oscillator (VCO) center frequency calibration circuit |
TWI285472B (en) * | 2005-07-21 | 2007-08-11 | Novatek Microelectronics Corp | Phase lock loop, method and apparatus for fixed output frequency of phase lock loop thereof |
KR100706575B1 (en) | 2005-08-01 | 2007-04-13 | 삼성전자주식회사 | Frequency synthesizer having fast lock function |
CN1300352C (en) * | 2005-09-16 | 2007-02-14 | 刘沈杰 | Nickel-iron smelting process from nickel oxide ore containing crystal water through blast furnace |
CN1306049C (en) * | 2005-09-16 | 2007-03-21 | 刘沈杰 | Ferronickel smelting process of nickel oxide ore free of crystal water in blast furnace |
TWI279086B (en) * | 2005-09-23 | 2007-04-11 | Realtek Semiconductor Corp | Clock recovery circuit and clock recovery method |
KR100712537B1 (en) * | 2005-10-26 | 2007-04-30 | 삼성전자주식회사 | Clock generating circuit |
TWI304293B (en) * | 2005-12-23 | 2008-12-11 | Ind Tech Res Inst | Duty cycle corrector circuit with widely operating range |
DE102006036546A1 (en) * | 2006-08-04 | 2008-02-21 | Qimonda Flash Gmbh & Co. Kg | Capacitance charging current limiting device, charge pumping arrangement, method for limiting a charging current to a charge pump and method for limiting the charging current to a capacitor |
JP4842064B2 (en) * | 2006-09-14 | 2011-12-21 | ルネサスエレクトロニクス株式会社 | PLL circuit |
US7535281B2 (en) * | 2006-09-29 | 2009-05-19 | Micron Technology, Inc. | Reduced time constant charge pump and method for charging a capacitive load |
US20080116947A1 (en) * | 2006-11-20 | 2008-05-22 | Katherine Ellen Lobb | Method and Apparatus for Distributing Charge Pump Current and Voltage for PLL Circuits |
TWI415393B (en) * | 2007-01-30 | 2013-11-11 | Mosaid Technologies Inc | Phase shifting in dll/pll |
US7551012B2 (en) * | 2007-03-27 | 2009-06-23 | Mosaid Technologies Incorporated | Phase shifting in DLL/PLL |
US7459949B2 (en) * | 2007-01-30 | 2008-12-02 | Mosaid Technologies Incorporated | Phase detector circuit and method therefor |
US7511580B2 (en) * | 2007-03-25 | 2009-03-31 | Smartech Worldwide Limited | Charge pump circuit with dynamic current biasing for phase locked loop |
CN101383613B (en) * | 2007-09-04 | 2011-03-30 | 锐迪科科技有限公司 | PLL circuit and oscillation signal phase control method |
US7969252B2 (en) | 2007-12-17 | 2011-06-28 | Micron Technology, Inc. | System and method for reducing lock time in a phase-locked loop |
US7999622B2 (en) * | 2008-01-10 | 2011-08-16 | The Regents Of The University Of California | Adaptive phase noise cancellation for fractional-N phase locked loop |
US8110945B2 (en) * | 2008-07-29 | 2012-02-07 | Honeywell International Inc. | Power stealing circuitry for a control device |
US7768326B2 (en) * | 2008-09-18 | 2010-08-03 | Kabushiki Kaisha Toshiba | Wide range operational charge pump circuit |
TWI385928B (en) * | 2008-09-24 | 2013-02-11 | Realtek Semiconductor Corp | Phase calibration circuit and related phase calibration method |
US7888980B2 (en) * | 2009-07-20 | 2011-02-15 | Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. | Charge pump with low charge injection and low clock feed-through |
WO2011059842A2 (en) | 2009-11-12 | 2011-05-19 | Rambus Inc. | Techniques for phase detection |
US8179174B2 (en) | 2010-06-15 | 2012-05-15 | Mstar Semiconductor, Inc. | Fast phase locking system for automatically calibrated fractional-N PLL |
CN101899564B (en) * | 2010-09-03 | 2011-12-28 | 刘永红 | Dressing and smelting process of magnetic iron ore with high manganese content, high sulfur content and high alkalinity |
JP6025518B2 (en) * | 2012-11-16 | 2016-11-16 | 三菱電機株式会社 | Differential charge pump circuit |
US9160347B1 (en) | 2014-08-07 | 2015-10-13 | Symbol Technologies, Llc | System and method for countering the effects of microphonics in a phase locked loop |
US9924904B2 (en) | 2014-09-02 | 2018-03-27 | Medtronic, Inc. | Power-efficient chopper amplifier |
US9520887B1 (en) | 2015-09-25 | 2016-12-13 | Qualcomm Incorporated | Glitch free bandwidth-switching scheme for an analog phase-locked loop (PLL) |
US9806724B1 (en) | 2016-09-22 | 2017-10-31 | Qualcomm Incorporated | Switched-capacitor circuits in a PLL |
CN108616271A (en) * | 2016-12-12 | 2018-10-02 | 中国航空工业集团公司西安航空计算技术研究所 | Phase locked loop fast lock circuit |
US10141941B2 (en) * | 2016-12-30 | 2018-11-27 | Huawei Technologies Co., Ltd. | Differential PLL with charge pump chopping |
US10158364B1 (en) * | 2017-08-31 | 2018-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Realignment strength controller for solving loop conflict of realignment phase lock loop |
US10826387B2 (en) * | 2018-11-27 | 2020-11-03 | Nxp B.V. | Charge pump and method for operating a charge pump |
CN109818614B (en) * | 2018-12-24 | 2021-11-30 | 惠科股份有限公司 | Time sequence control method, time sequence control chip and display device |
US11152947B2 (en) | 2019-02-20 | 2021-10-19 | Renesas Electronics America Inc. | Feedback control for accurate signal generation |
US11265010B2 (en) * | 2019-04-29 | 2022-03-01 | Mediatek Inc. | Incremental analog-to-digital converter |
EP3787187A1 (en) | 2019-09-02 | 2021-03-03 | NXP USA, Inc. | Locking technique for phase-locked loop |
JP7388240B2 (en) * | 2020-02-27 | 2023-11-29 | セイコーエプソン株式会社 | Charge pump circuit, PLL circuit and oscillator |
US11139818B1 (en) | 2020-06-03 | 2021-10-05 | Mediatek Inc. | Fast-locking phase-locked loop and associated fast-locking method thereof |
TWI792865B (en) * | 2022-01-17 | 2023-02-11 | 瑞昱半導體股份有限公司 | Transceiver circuit and control method of frequency synthesizer |
KR102568428B1 (en) * | 2022-04-01 | 2023-08-18 | 한양대학교 산학협력단 | Transmitter comprising feed forward equalization |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3944940A (en) * | 1974-09-06 | 1976-03-16 | Pertec Corporation | Versatile phase-locked loop for read data recovery |
US4055814A (en) * | 1976-06-14 | 1977-10-25 | Pertec Computer Corporation | Phase locked loop for synchronizing VCO with digital data pulses |
US4156855A (en) * | 1978-01-26 | 1979-05-29 | Rca Corporation | Phase-locked loop with variable gain and bandwidth |
US4389621A (en) * | 1978-06-15 | 1983-06-21 | Nippon Electric Co., Ltd. | Phase locked loop stabilized against temperature and voltage variations |
US4937537A (en) * | 1988-04-06 | 1990-06-26 | Nokia-Mobira Oy | Circuit arrangement for compensating for the thermal drift of a phase detector |
US4959618A (en) * | 1989-02-16 | 1990-09-25 | Vtc Incorporated | Differential charge pump for a phase locked loop |
US5121085A (en) * | 1991-06-28 | 1992-06-09 | Digital Equipment Corporation | Dual-charge-pump bandwidth-switched phase-locked loop |
US5560157A (en) * | 1994-09-14 | 1996-10-01 | Rotter; Martin J. | Fascia vent |
US5740213A (en) * | 1994-06-03 | 1998-04-14 | Dreyer; Stephen F. | Differential charge pump based phase locked loop or delay locked loop |
US5781048A (en) * | 1995-08-23 | 1998-07-14 | Kabushiki Kaisha Toshiba | Synchronous circuit capable of properly removing in-phase noise |
US5889828A (en) * | 1994-03-11 | 1999-03-30 | Fujitsu Limited | Clock reproduction circuit and elements used in the same |
US6111470A (en) * | 1998-10-09 | 2000-08-29 | Philips Electronics North America Corporation | Phase-locked loop circuit with charge pump noise cancellation |
US6230280B1 (en) * | 1998-06-26 | 2001-05-08 | Mitsubishi Denki Kabushiki Kaisha | Synchronous semiconductor memory device capable of generating stable internal voltage |
US6466070B1 (en) * | 2000-12-21 | 2002-10-15 | Xilinx, Inc. | Low voltage charge pump |
US6842399B2 (en) * | 2002-08-29 | 2005-01-11 | Micron Technology, Inc. | Delay lock loop circuit useful in a synchronous system and associated methods |
US7184511B2 (en) * | 2003-01-17 | 2007-02-27 | Xilinx, Inc. | Method and apparatus for data density-independent phase adjustment in a clock and data recovery system |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69428153T2 (en) * | 1993-05-19 | 2002-06-06 | Koninkl Philips Electronics Nv | Bit clock recovery for CPFSK signals |
US5801578A (en) * | 1996-12-16 | 1998-09-01 | Northern Telecom Limited | Charge pump circuit with source-sink current steering |
GB2324423B (en) * | 1997-04-16 | 1999-07-21 | Lsi Logic Corp | Charge pump |
US5834987A (en) * | 1997-07-30 | 1998-11-10 | Ercisson Inc. | Frequency synthesizer systems and methods for three-point modulation with a DC response |
US6075406A (en) * | 1998-06-16 | 2000-06-13 | Macronix International Ltd. | High speed differential charge pump apparatus and method using a replica circuit to control common mode output voltage |
US6385265B1 (en) * | 1998-08-04 | 2002-05-07 | Cypress Semiconductor Corp. | Differential charge pump |
US6222402B1 (en) * | 1998-09-04 | 2001-04-24 | International Business Machines Corporation | Differential charge-pump with improved linearity |
US6184732B1 (en) * | 1999-08-06 | 2001-02-06 | Intel Corporation | Setting the common mode level of a differential charge pump output |
US6169458B1 (en) * | 1999-09-01 | 2001-01-02 | Lsi Logic Corporation | Differential charge pump with reduced charge-coupling effects |
KR100422578B1 (en) * | 2001-12-06 | 2004-03-16 | 주식회사 하이닉스반도체 | Charge Pump Circuit for Reducing Jitter |
US6705406B2 (en) * | 2002-03-26 | 2004-03-16 | Baker Hughes Incorporated | Replaceable electrical device for a downhole tool and method thereof |
KR100510504B1 (en) * | 2002-12-20 | 2005-08-26 | 삼성전자주식회사 | Differential charge pump and phase locked loop having the same |
-
2004
- 2004-06-22 US US10/873,318 patent/US6903585B2/en active Active
- 2004-06-23 US US10/874,641 patent/US6897690B2/en active Active
- 2004-06-23 US US10/874,646 patent/US6906565B2/en active Active
- 2004-06-23 US US10/874,720 patent/US7202717B2/en active Active
- 2004-06-23 US US10/874,603 patent/US20050057313A1/en not_active Abandoned
- 2004-06-24 WO PCT/US2004/020256 patent/WO2005002069A2/en active Application Filing
- 2004-06-24 WO PCT/US2004/020136 patent/WO2005001284A2/en active Application Filing
- 2004-06-25 WO PCT/US2004/020509 patent/WO2005004331A2/en active Application Filing
- 2004-06-25 WO PCT/US2004/020551 patent/WO2005004333A2/en active Application Filing
- 2004-06-25 WO PCT/US2004/020507 patent/WO2005004315A2/en active Application Filing
- 2004-06-25 WO PCT/US2004/020550 patent/WO2005004332A2/en active Application Filing
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3944940A (en) * | 1974-09-06 | 1976-03-16 | Pertec Corporation | Versatile phase-locked loop for read data recovery |
US4055814A (en) * | 1976-06-14 | 1977-10-25 | Pertec Computer Corporation | Phase locked loop for synchronizing VCO with digital data pulses |
US4156855A (en) * | 1978-01-26 | 1979-05-29 | Rca Corporation | Phase-locked loop with variable gain and bandwidth |
US4389621A (en) * | 1978-06-15 | 1983-06-21 | Nippon Electric Co., Ltd. | Phase locked loop stabilized against temperature and voltage variations |
US4937537A (en) * | 1988-04-06 | 1990-06-26 | Nokia-Mobira Oy | Circuit arrangement for compensating for the thermal drift of a phase detector |
US4959618A (en) * | 1989-02-16 | 1990-09-25 | Vtc Incorporated | Differential charge pump for a phase locked loop |
US5121085A (en) * | 1991-06-28 | 1992-06-09 | Digital Equipment Corporation | Dual-charge-pump bandwidth-switched phase-locked loop |
US5889828A (en) * | 1994-03-11 | 1999-03-30 | Fujitsu Limited | Clock reproduction circuit and elements used in the same |
US5740213A (en) * | 1994-06-03 | 1998-04-14 | Dreyer; Stephen F. | Differential charge pump based phase locked loop or delay locked loop |
US5560157A (en) * | 1994-09-14 | 1996-10-01 | Rotter; Martin J. | Fascia vent |
US5781048A (en) * | 1995-08-23 | 1998-07-14 | Kabushiki Kaisha Toshiba | Synchronous circuit capable of properly removing in-phase noise |
US6230280B1 (en) * | 1998-06-26 | 2001-05-08 | Mitsubishi Denki Kabushiki Kaisha | Synchronous semiconductor memory device capable of generating stable internal voltage |
US6111470A (en) * | 1998-10-09 | 2000-08-29 | Philips Electronics North America Corporation | Phase-locked loop circuit with charge pump noise cancellation |
US6466070B1 (en) * | 2000-12-21 | 2002-10-15 | Xilinx, Inc. | Low voltage charge pump |
US6842399B2 (en) * | 2002-08-29 | 2005-01-11 | Micron Technology, Inc. | Delay lock loop circuit useful in a synchronous system and associated methods |
US7184511B2 (en) * | 2003-01-17 | 2007-02-27 | Xilinx, Inc. | Method and apparatus for data density-independent phase adjustment in a clock and data recovery system |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080174348A1 (en) * | 2007-01-24 | 2008-07-24 | Xerox Corporation | Sub-pixel generation for high speed color laser printers using a clamping technique for PLL (phase locked loop) circuitry |
US8693048B2 (en) * | 2007-01-24 | 2014-04-08 | Xerox Corporation | Sub-pixel generation for high speed color laser printers using a clamping technique for PLL (phase locked loop) circuitry |
US8368443B1 (en) * | 2012-01-17 | 2013-02-05 | Himax Technologies Limited | Differential charge pump circuit |
US10333529B1 (en) | 2018-08-24 | 2019-06-25 | Semiconductor Components Industries, Llc | Method of forming a conversion circuit and structure therefor |
Also Published As
Publication number | Publication date |
---|---|
US20050030072A1 (en) | 2005-02-10 |
WO2005004315A3 (en) | 2005-10-06 |
WO2005002069A2 (en) | 2005-01-06 |
US6903585B2 (en) | 2005-06-07 |
US20050017776A1 (en) | 2005-01-27 |
WO2005004331A2 (en) | 2005-01-13 |
WO2005004331A3 (en) | 2005-10-20 |
US7202717B2 (en) | 2007-04-10 |
US20050024106A1 (en) | 2005-02-03 |
WO2005002069A3 (en) | 2005-08-04 |
WO2005001284A2 (en) | 2005-01-06 |
US20050024112A1 (en) | 2005-02-03 |
WO2005004332A2 (en) | 2005-01-13 |
US6897690B2 (en) | 2005-05-24 |
WO2005004332A3 (en) | 2005-05-26 |
WO2005004315A2 (en) | 2005-01-13 |
US6906565B2 (en) | 2005-06-14 |
WO2005004333A2 (en) | 2005-01-13 |
WO2005001284A3 (en) | 2005-07-21 |
WO2005004333A3 (en) | 2005-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050057313A1 (en) | Differential charge pump phase lock loop (PLL) synthesizer with adjustable tuning voltage range | |
US10141941B2 (en) | Differential PLL with charge pump chopping | |
US7902929B2 (en) | Analogue self-calibration method and apparatus for low noise, fast and wide-locking range phase locked loop | |
US5561398A (en) | LC-tuned voltage controlled ring oscillator | |
US7256629B2 (en) | Phase-locked loops | |
US7312663B2 (en) | Phase-locked loop having a bandwidth related to its input frequency | |
US7176737B2 (en) | Phase-locked loop and delay-locked loop including differential delay cells having differential control inputs | |
US8207795B2 (en) | Delay cell of ring oscillator and associated method | |
US9935666B2 (en) | Transceiver using technique for improvement of phase noise and switching of phase lock loop (PLL) | |
US7432768B2 (en) | Voltage controlled digital analog oscillator and frequency synthesizer using the same | |
US20080088379A1 (en) | Current device and method for phase-locked loop | |
US6873214B2 (en) | Use of configurable capacitors to tune a self biased phase locked loop | |
US20060208805A1 (en) | Linear phase-locked loop with dual tuning elements | |
US20070188255A1 (en) | Oscillator gain equalization | |
US20120068746A1 (en) | Phase-locked loop circuit and delay-locked loop circuit | |
WO2006022054A1 (en) | Pll frequency synthesizer | |
US20080204157A1 (en) | Voltage controlled oscillator, and pll circuit and radio communication apparatus using the same | |
CN114301451A (en) | Phase-locked loop circuit, control method, charge pump and chip | |
US20050110589A1 (en) | Self-tuning varactor system | |
US8120431B2 (en) | Variable loop bandwidth phase locked loop | |
US6377091B1 (en) | Mechanism for maintaining relatively constant gain in a multi-component apparatus | |
US11374580B2 (en) | Charge pump phase locked loop with low controlled oscillator gain | |
JPH0993125A (en) | Pll synthesizer circuit | |
US6985045B2 (en) | Gain control circuits for voltage controlled oscillators | |
US7116178B2 (en) | Voltage-controlled oscillator with gain proportional to operating frequency |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ANALOG DEVICES, INC., MASSACHUSETTS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KEAVENEY, MICHAEL F.;TUTHILL, MICHAEL;REEL/FRAME:015256/0987 Effective date: 20040916 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |