US20040004753A1 - Architecture of a reflective spatial light modulator - Google Patents
Architecture of a reflective spatial light modulator Download PDFInfo
- Publication number
- US20040004753A1 US20040004753A1 US10/378,058 US37805803A US2004004753A1 US 20040004753 A1 US20040004753 A1 US 20040004753A1 US 37805803 A US37805803 A US 37805803A US 2004004753 A1 US2004004753 A1 US 2004004753A1
- Authority
- US
- United States
- Prior art keywords
- mirror
- substrate
- control circuitry
- spatial light
- micro
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B26/00—Optical devices or arrangements for the control of light using movable or deformable optical elements
- G02B26/08—Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light
- G02B26/0816—Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light by means of one or more reflecting elements
- G02B26/0833—Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light by means of one or more reflecting elements the reflecting element being a micromechanical device, e.g. a MEMS mirror, DMD
- G02B26/0841—Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light by means of one or more reflecting elements the reflecting element being a micromechanical device, e.g. a MEMS mirror, DMD the reflecting element being moved or deformed by electrostatic means
Definitions
- This invention relates to spatial light modulators (SLMs), and more particularly to a micro-mirror array with electronically addressable control circuitry for display applications.
- SLMs spatial light modulators
- SLMs Spatial light modulators
- Reflective SLMs are devices that modulate incident light in a spatial pattern to reflect an image corresponding to an electrical or optical input. The incident light may be modulated in phase, intensity, polarization, or deflection direction.
- a reflective SLM is typically comprised of an area or two-dimensional array of addressable picture elements (pixels) capable of reflecting incident lights. Source pixel data is first processed by an associated control circuit, then loaded into the pixel array, one frame at a time.
- Prior art SLMs have various drawbacks. These drawbacks include: a lower than optimal optically active area (measured as what fraction of the device's surface area that is reflective, also called the “fill ratio”) that reduces optical efficiency, rough reflective surfaces that reduce the reflectivity of the mirrors, diffraction that lowers the contrast ratio of the display, use of materials that have long-term reliability problems, and complex manufacturing processes that increase the expense of the product.
- a lower than optimal optically active area measured as what fraction of the device's surface area that is reflective, also called the “fill ratio” that reduces optical efficiency
- rough reflective surfaces that reduce the reflectivity of the mirrors
- diffraction that lowers the contrast ratio of the display
- use of materials that have long-term reliability problems and complex manufacturing processes that increase the expense of the product.
- Some SLM designs have rough surfaces, which also reduce reflective efficiency.
- the reflective surface is an aluminum film deposited on an LPCVD silicon nitride layer. It is difficult to control the smoothness of these reflective mirror surfaces as they are deposited thin films. Thus, the final product has rough surfaces, which reduce the reflective efficiency.
- the present invention is a spatial light modulator (SLM).
- the SLM has a reflective selectively deflectable micro mirror array fabricated from a first substrate bonded to a second substrate having individually addressable electrodes.
- the second substrate may also have addressing and control circuitry for the micro mirror array.
- portions of the addressing and control circuitry are on a separate substrate and connected to the circuitry and electrodes on the second substrate.
- the micro mirror array includes a controllably deflectable mirror plate with a reflective surface to reflect incident light.
- the mirror plate is connected to a vertical hinge by a connector, and the hinge is in turn connected to spacer walls by support posts.
- Each of the mirror plate, the connector, the vertical hinge, the support posts, and the spacer walls is fabricated from a first substrate.
- This first substrate is a wafer of a single material, single crystal silicon in one embodiment.
- the spacer walls provide separation between the mirror plate and an electrode associated with that mirror plate that controls the deflection of the mirror plate, and is located on the second substrate bonded to the micro mirror array.
- the close spacing of the mirror plates and the vertical orientation of the hinge allow the reflective surfaces to have a very high fill ratio for the micro mirror array. Very little light gets past the micro-mirror array to strike the circuitry on the second substrate.
- the spatial light modulator is fabricated with few steps, which keeps the fabrication cost and complexity low. Cavities are formed in a first side of the first substrate. This is done in a single anisotropic etch in one embodiment.
- the electrodes and addressing and control circuitry are fabricated on a first side of the second substrate. The first side of the first substrate is bonded to the first side of the second substrate. The sides are aligned so the electrodes on the second substrate are in proper relation with the mirror plates which the electrodes will control. The second side of the first substrate is thinned to the desired thickness.
- a layer of reflective material may be deposited on a second side of the first substrate.
- a second anisotropic etch defines the support posts, the vertical hinges, and the connectors, and releases the mirror plates from the second side of the first substrate.
- the spatial light modulator may be fabricated by only two main etch steps.
- FIG. 1 is a diagram that illustrates the general architecture of a spatial light modulator according to one embodiment of the invention.
- FIGS. 2 a and 2 b are perspective views of a single micro mirror.
- FIGS. 3 a and 3 b are perspective views showing the top and sides of a micro mirror array.
- FIGS. 4 a and 4 b are perspective views showing the bottom and sides of the micro mirror array.
- FIGS. 5 a and 5 b are top views of the micro mirror array.
- FIGS. 6 a and 6 b are bottom views of the micro mirror array.
- FIGS. 7 a - 7 d are perspective views showing the top, bottom, and sides of a single mirror of an alternate embodiment of the micro mirror array.
- FIGS. 8 a - 8 d are perspective views showing the top and bottom of the alternate micro mirror array.
- FIG. 9 a is a flowchart illustrating a preferred embodiment of how the spatial light modulator is fabricated.
- FIGS. 9 b through 9 j are block diagrams illustrating the fabrication of the spatial light modulator in more detail.
- FIG. 10 illustrates the generation of the mask and the etching that forms the cavities in the first substrate in more detail.
- FIG. 11 is a perspective view of one embodiment of the electrodes formed on the second substrate.
- FIG. 12 is a perspective view showing the micro mirror array on the first substrate positioned over the electrodes and other circuitry on the second substrate.
- FIG. 13 illustrates a simplified embodiment of a mask that is used in etching the upper surface of the first substrate.
- FIG. 14 is a cross-section of a portion of the two substrates bonded together.
- the reflective spatial light modulator (“SLM”) 100 has an array 103 of deflectable mirrors 202 .
- Individual mirrors 202 can be selectively deflected by applying a voltage bias between that mirror and a corresponding electrode 126 .
- the deflection of each mirror 202 controls light reflected from a light source to a video display.
- controlling the deflection of a mirror 202 allows light striking that mirror 202 to be reflected in a selected direction, and thereby allows control of the appearance of a pixel in the video display.
- FIG. 1 is a diagram that illustrates the general architecture of an SLM 100 according to one embodiment of the invention.
- the illustrated embodiment has three layers.
- the first layer is a mirror array 103 that has a plurality of deflectable micro mirrors 202 .
- the micro-mirror array 103 is fabricated from a first substrate 105 that is a single material, such as single crystal silicon.
- the second layer is an electrode array 104 with a plurality of electrodes 126 for controlling the micro-mirrors 202 .
- Each electrode 126 is associated with a micro-mirror 202 and controls the deflection of that micro-mirror 202 .
- Addressing circuitry allows selection of a single electrode 126 for control of the particular micro-mirror 202 associated with that electrode 126 .
- the third layer is a layer of control circuitry 106 .
- This control circuitry 106 has addressing circuitry, which allows the control circuitry 106 to control a voltage applied to selected electrodes 126 . This allows the control circuitry 106 to control the deflections of the mirrors 202 in the mirror array 103 via the electrodes 126 .
- the control circuitry 106 also includes a display control 108 , line memory buffers 110 , a pulse width modulation array 112 , and inputs for video signals 120 and graphics signals 122 .
- a microcontroller 114 , optics control circuitry 116 , and a flash memory 118 may be external components connected to the control circuitry 106 , or may be included in the control circuitry 106 in some embodiments. In various embodiments, some of the above listed parts of the control circuitry 106 may be absent, may be on a separate substrate and connected to the control circuitry 106 , or other additional components may be present as part of the control circuitry 106 or connected to the control circuitry 106 .
- both the second layer 104 and the third layer 106 are fabricated using semiconductor fabrication technology on a single second substrate 107 . That is, the second layer 104 is not necessarily separate and above the third layer 106 . Rather, the term “layer” is an aid for conceptualizing different parts of the spatial light modulator 100 .
- both the second layer 104 of electrodes is fabricated on top of the third layer of control circuitry 106 , both fabricated on a single second substrate 107 . That is, the electrodes 126 , as well as the display control 108 , line memory buffers 110 , and the pulse width modulation array 112 are all fabricated on a single substrate in one embodiment.
- control circuitry 106 Integration of several functional components of the control circuitry 106 on the same substrate provides an advantage of improved data transfer rate over conventional spatial light modulators, which have the display control 108 , line memory buffers 110 , and the pulse width modulation array 112 fabricated on a separate substrate. Further, fabricating the second layer of the electrode array 104 and the third layer of the control circuitry 106 on a single substrate 107 provides the advantage of simple and cheap fabrication, and a compact final product.
- the first layer with the mirror array 103 covers the second and third layers 104 , 106 .
- the area under the mirrors 202 in the mirror array 103 determines how much room there is beneath the first layer 103 for the electrodes 126 , and addressing and control circuitry 106 . There is limited room beneath the micro mirrors 202 in the mirror array 103 to fit the electrodes 126 and the electronic components that form the display control 108 , line memory buffers 110 , and the pulse width modulation array 112 .
- the present invention uses fabrication techniques (described more fully below) that allow the creation of small feature sizes, such as processes that allow fabrication of features of 0.18 microns, and processes that allow the fabrication of features of 0.13 microns or smaller.
- Conventional spatial light modulators are made through fabrication processes that do not allow such small features.
- conventional spatial light modulators are made through fabrication processes that limit feature size to approximately 1 micron or larger.
- the present invention allows the fabrication of many more circuit devices, such as transistors, in the limited area beneath the micro mirrors of the mirror array 103 . This allows integration of items such as the display control 108 , line memory buffers 110 , and the pulse width modulation array 112 on the same substrate as the electrodes 126 . Including such control circuitry 106 on the same substrate 107 as the electrodes 126 improves the performance of the SLM 100 .
- various combinations of the electrodes 126 and components of the control circuitry may be fabricated on different substrates and electrically connected.
- FIG. 2 a is a perspective view of a single micro mirror 202 .
- the micro mirror. 202 is fabricated from a wafer of a single material, such as single crystal silicon.
- the first substrate 105 in such an embodiment is a wafer of single crystal silicon.
- Fabricating the micro mirror 202 out of a single material wafer greatly simplifies the fabrication of the mirror 202 .
- single crystal silicon can be polished to create smooth mirror surfaces that have an order of magnitude smoother surface roughness than those of deposited films.
- Mirrors 202 fabricated from single crystal silicon are mechanically rigid, which prevents undesired bending or warping of the mirror surface, and hinges fabricated from single crystal silicon are durable, flexible, and reliable.
- other materials may be used instead of single crystal silicon.
- One possibility is the use of another type of silicon (e.g. polysilicon, or amorphous silicon) for the micro mirror 202 , or even making the mirror 202 completely out of a metal (e.g. an aluminum alloy, or tungsten alloy).
- the micro mirror 202 has a top mirror plate 204 .
- This mirror plate 204 is the portion of the micro mirror 202 that is selectively deflected by applying a voltage bias between the mirror 202 and a corresponding electrode 126 .
- this reflective mirror plate 204 is substantially square in shape, and approximately fifteen microns by fifteen microns, for an approximate area of 225 square microns, although other shapes and sizes are also possible.
- a large proportion of the surface area of the micro mirror array 103 is made up of the areas of the mirror plates 204 of the micro mirrors 202 .
- the mirror plate 204 has a reflective surface that reflects light from a light source at an angle determined by the deflection of the mirror plate 204 .
- This reflective surface may be the same material from which the micro mirror 202 is fabricated, in which case the surface of the mirror plate 204 is polished to a smoothness that provides the desired level of reflectivity.
- a layer of reflective material such as aluminum, may be added to the surface of the mirror plate 204 .
- a large proportion of the surface area of the micro mirror array 103 is made up of the areas of the mirror plates 204 of the micro mirrors, and the mirror plates 204 have reflective surfaces, a large proportion of the surface area of the micro mirror array 103 is reflective and capable of reflecting light at a selected angle.
- the SLM 100 has a large fill ratio, and efficiently reflects incident light.
- the mirror plate 204 is connected to a torsion spring hinge 206 by a connector 216 .
- the torsion spring hinge 206 is connected to a spacer support frame 210 , which holds the torsion spring 206 in place. Note that other springs and connection schemes between the mirror plate 204 , the hinge 206 , and spacer support frame 210 could also be used.
- the torsion spring hinge 206 allows the mirror plate 204 to rotate relative to the spacer support frame 210 about an axis between the walls of the spacer support frame 210 when a force such as an electrostatic force is applied to the mirror plate 204 by applying a voltage between the mirror 202 and the corresponding electrode 126 .
- the torsion spring hinge 206 has a “vertical” alignment. That is, the hinge 206 has a width 222 that is smaller than the depth of the hinge (perpendicular to the mirror plate 204 surface). The width of the hinge is typically between 0.1 microns to 0.5 microns, and is approximately 0.2 microns in one embodiment. This “vertical” alignment of the hinge functions to help minimize non-reflective surfaces on the surface of the mirror array 103 , and keep the fill ratio high. Also in one preferred embodiment, the
- the spacer support frame 210 separates the mirror plate 204 from the electrodes and addressing circuitry so that the mirror plate 204 may deflect downward without contacting the electrodes and other circuitry below.
- the spacer support frame 210 includes spacer walls in one embodiment, which are typically not separate components from the rest of the spacer support frame 210 . These walls help define the height of the spacer support frame 210 .
- the height of the spacers 210 is chosen based on the desired separation between the mirror plates 204 and the electrodes 126 , and the topographic design of the electrodes. A larger height allows more deflection of the mirror plate 204 , and a higher maximum deflection angle. A larger deflection angle provides a better contrast ratio.
- the maximum deflection angle of the mirror plate 204 is 20 degrees.
- the spacer support frame 210 also provides support for the hinge 206 and spaces the mirror plate 204 from other mirror plates 204 in the mirror array 103 .
- the spacer support frame 210 has a spacer wall width 212 , which, when added to a gap between the mirror plate 204 and the support frame 210 , is substantially equal to the distance between adjacent mirror plates 204 of adjacent micro mirrors 202 .
- the spacer wall width 212 is 1 micron or less. In one preferred embodiment, the spacer wall width 212 is 0.5 microns or less. This places the mirror plates 204 closely together to increase the fill ratio of the mirror array 103 .
- the micro mirror 202 includes elements that stop the deflection of the mirror plate 204 when the plate 204 has deflected downward to a predetermined angle.
- these elements include a motion stop and a landing tip.
- the motion stop on the mirror plate 204 contacts the landing tip.
- the mirror plate 204 can deflect no further.
- a landing tip is fabricated on the spacer frames 210 opposite to the hinge side. The maximum tilt angle of mirror plate 204 will be limited by the landing tip on the spacer frames 210 which stops the downward mechanical motion of the mirror plate 204 . Having a fixed maximum tilt angle simplifies controlling the spatial light modulator 100 to reflect incident light in a known direction.
- landing tips are fabricated along with the electrodes 126 on the second substrate 107 .
- the landing tips of this embodiment may be fabricated from an insulator, such as silicon dioxide, to prevent a short circuit between the mirror plate 204 and the electrode 126 .
- the maximum tilt angle of the mirror plate 204 is limited in this embodiment by the angle at which the mirror plate 204 contacts the landing tip on the second substrate 107 .
- the height of the spacers 210 affects this angle; higher spacers 210 allow larger angles than lower ones.
- the landing tip on the second substrate 107 can be a protruding bump, which reduces the total surface area actually in contact. The bumps can be held at the same electrical potential as the mirror plate 204 to avoid welding on contact.
- the gap between the mirror plate 204 and the hinge 206 is accurately fabricated so when the mirror plate 204 tilts to a predetermined angle, the corners of the plate 204 near the hinge 206 will contact the ends of the hinge 206 , which act as mechanical stops. This occurs because the section of the hinge 206 connected to the mirror plate 204 deflects along with the mirror plate 204 , but the sections of the hinge 206 near the support wall 210 remain relatively undeflected. For example, with a height of the torsion hinge 206 being 1 micron, a gap of 0.13 microns between the support wall and the hinge 206 will result in a maximum tilting angle of the mirror plate 204 of 15 degrees.
- the motion stop and landing tip are both made out of the same material as the rest of the mirror 202 , and are both fabricated out of the first substrate 105 .
- the motion stop and landing tip are therefore made out of a hard material that has a long functional lifetime, which allows the mirror array 103 to last a long time.
- the motion stop and landing tip can be fabricated with a small area where the motion stop contacts the landing tip, which greatly reduces sticking forces and allows the mirror plate 204 to deflect freely. Also, this means that the motion stop and landing tip remain at the same electrical potential, which prevents sticking that would occur via welding and charge injection processes were the motion stop and landing tip at different electrical potentials.
- FIG. 2 b is a perspective view illustrating the underside of a single micro mirror 202 , including the support walls 210 , the mirror plate 204 , the hinge 206 , and the connector 216 .
- FIG. 3 a is a perspective view showing the top and sides of a micro mirror array 103 having nine micro mirrors 202 -- 1 through 202 -- 9 . While FIG. 3 a shows the micro mirror array 103 with three rows and three columns, for a total of nine micro mirrors 202 , micro mirror arrays 103 of other sizes are also possible.
- each micro mirror 202 corresponds to a pixel on a video display.
- larger arrays 103 with more micro mirrors 202 provide a video display with more pixels. Since the hinges 206 in the mirror array 103 all face in parallel along one direction, light sources are directed at the mirrors 202 in the array 103 along a single direction to be reflected to form a projected image on the video display.
- the surface of the micro mirror array 103 has a large fill ratio. That is, most of the surface of the micro mirror array 103 is made up of the reflective surfaces of the mirror plates 204 of the micro mirrors 202 . Very little of the surface of the micro mirror array 103 is nonreflective. As illustrated in FIG. 3 a, the nonreflective portions of the micro mirror array 103 surface are the areas between the reflective surfaces of the micro mirrors 202 . For example, the width of the area between mirror 202 - 1 and 202 - 2 is determined by the spacer wall width 212 and the sum of the width of the gaps between the mirror plates 204 of mirrors 202 - 1 and 202 - 2 and the support wall 210 .
- the gaps and the spacer wall width 212 can be made as small as the feature size supported by the fabrication technique. Thus, in one embodiment, the gaps are 0.2 micron, and in another embodiment the gaps are 0.13 micron. As semiconductor fabrication techniques allow smaller features, the size of the spacer wall 210 and the gaps can decrease to allow higher fill ratios.
- FIG. 3 b is a perspective view detailing one mirror 202 of the mirror array 103 of FIG. 3 a. Embodiments of the present invention allow fill ratios of 85%, 90%, or even higher.
- FIG. 4 a is a perspective view showing the bottom and sides of the micro mirror array 103 shown in FIG. 3.
- the spacer support frames 210 of the micro mirrors 202 define cavities beneath the mirror plates 204 . These cavities provide room for the mirror plates 204 to deflect downwards, and also allow large areas beneath the mirror plates 204 for placement of the second layer 104 with the electrodes 126 , and/or the third layer with the control circuitry 106 .
- FIG. 4 b is a perspective view detailing one mirror 202 of the mirror array 103 of FIG. 4 a.
- FIG. 5 a is a top view of the micro mirror array 103 having nine micro mirrors 202 -- 1 through 202 -- 9 shown in FIGS. 3 a and 4 a.
- FIG. 5 a illustrates the mirror plate 204 , the spacer support frame 210 , the torsion spring 206 , and the connector 216 connecting the mirror plate 204 to the torsion spring 206 .
- FIG. 5 a also clearly illustrates, as described above with respect to FIG. 3 a, that the micro mirror array 103 has a large fill ratio. Most of the surface of the micro mirror array 103 is made up of the reflective surfaces of the micro mirrors 202 - 1 through 202 - 9 .
- FIG. 5 a is a top view of the micro mirror array 103 having nine micro mirrors 202 -- 1 through 202 -- 9 shown in FIGS. 3 a and 4 a.
- FIG. 5 a illustrates the mirror plate 204 , the spacer support frame 210 , the torsion spring 206 , and
- FIG. 5 a clearly illustrates how fill ratio is determined by the areas of the reflective mirror plates 204 and the areas between the reflective surfaces of the mirror plates 204 .
- the size of the areas between the reflective surfaces of the mirror plates 204 in one embodiment is limited by the feature size limit of the fabrication process. This determines how small the gaps between the mirror plate 204 and the spacer wall 210 can be made, and how thick the spacer wall 210 is.
- FIG. 5 b is a perspective view detailing one mirror 202 of the mirror array 103 of FIG. 5 a.
- FIG. 6 a is a bottom view of the micro mirror array 103 having nine micro mirrors 202 - 1 through 202 - 9 , as shown in FIGS. 3 through 5.
- FIG. 6 a shows the bottom of the mirror plates 204 , as well as the bottoms of the spacer support frames 210 , the torsion springs 206 , and the connectors 216 .
- the area beneath the mirror plates 204 is large enough in many embodiments to allow the optimum design and placement of electrodes 126 and control circuitry 106 , and space for accommodating a possible mirror landing tip.
- FIG. 6 b is a perspective view detailing one mirror 202 of the mirror array 103 of FIG. 6 a
- the spacer support frame 210 separates the mirror plate 204 from the circuitry beneath the micro mirror array 103 , light traveling at a non perpendicular angle to the mirror plate 204 and passing beyond the mirror plate 204 is likely to strike a wall of the spacer support frame 210 and not reach the circuitry beneath the micro mirror array 103 . Since little intense light incident on the mirror array 103 reaches the circuitry, the SLM 100 avoids problems associated with intense light striking the circuitry. These problems include the incident light heating up the circuitry, and the incident light photons charging circuitry elements, both of which can cause the circuitry to malfunction.
- each micro mirror 202 in the micro mirror array 103 has its torsion spring 206 on the same side.
- different micro mirrors 202 in the micro mirror array 103 have torsion springs 206 on different sides.
- mirrors 202 - 1 and 202 - 3 would have springs 206 on the same side as illustrated.
- Mirror 202 - 2 in contrast, would have a spring 206 on a different side so that the spring 206 of mirror 202 - 2 is perpendicular to the springs 206 of mirrors 202 - 1 and 202 - 3 .
- two different light sources can be directed toward the micro mirror array 103 and separately selectively redirected by the micro mirrors 202 in the micro mirror array 103 form an image on a video display.
- multiple micro mirrors 202 can be used to reflect light from the multiple light sources to the same pixel in the video display.
- two different color light sources can be directed toward the mirror array 103 along different directions, and reflected by the array 103 to form a multicolor image on a video display.
- the micro mirrors 202 - 1 and 202 - 3 with torsion springs 206 on a first side control the reflection of a first light source to the video display.
- the micro mirrors such as micro mirror 202 - 2 with torsion springs 206 on a different second side control the reflection of a second light source to the video display.
- FIG. 7 a is a perspective view of a micro mirror 702 according to an alternate embodiment of the invention.
- the torsion hinge 206 in this embodiment is diagonally oriented with respect to the spacer support wall 210 , and divides the mirror plate 204 into two parts, or sides: a first side 704 and a second side 706 .
- Two electrodes 126 are associated with the mirror 702 , one electrode 126 for a first side 704 and one electrode 126 for a second side 706 . This allows either side 704 , 706 to be attracted to one of the electrodes 126 beneath and pivot downward, and provides more total range of angular motion for the same support wall 210 height as compared to the mirror illustrated in FIGS. 2 - 6 .
- FIGS. 7 c and 7 d illustrate the underside of a single mirror 702 and a more detailed view of the interior corner of the mirror 702 .
- the hinge 206 may be substantially parallel to one of the sides of the mirror plate 204 , rather than diagonal, and still be positioned to divide the mirror plate 204 into two parts 704 , 706 .
- FIGS. 8 a through 8 d are various perspective views of mirror arrays composed of multiple micro mirrors 702 as described in FIGS. 7 a through 7 d.
- FIGS. 8 a and 8 b illustrate the top of a mirror 702 array and a more detailed view of one mirror 702 in the array.
- FIGS. 8 c and 8 d illustrate the underside of a mirror 702 array and a more detailed view of one mirror 702 in the array.
- FIG. 9 a is a flowchart illustrating one preferred embodiment of how the spatial light modulator 100 is fabricated.
- FIGS. 9 b through 9 g are block diagrams illustrating the fabrication of the spatial light modulator 100 in more detail.
- the micro mirrors 202 are partially fabricated on the first substrate 105 . Separately, some or all of the electrodes, addressing circuitry, and control circuitry are fabricated on the second substrate 107 . The first and second substrates 105 and 107 are then bonded together. The first substrate 105 is thinned, then lithography and etch steps follow. Then the fabrication of the micro mirrors 202 is completed. Final steps, including packaging, complete the spatial light modulator 100 .
- the mirror array 103 is fabricated from a wafer of single crystal silicon using only anisotropic dry etch methods, only two etches are done to fabricate the mirror array 103 , and the circuitry is fabricated using standard CMOS techniques. This provides an easy and inexpensive way to fabricate the SLM 100 .
- Conventional spatial light modulators are fabricated with surface micro machining techniques that include etching, deposition of structural layers, deposition and removal of sacrificial layers. These conventional MEMS fabrication techniques result in poor yield, poor uniformity, and result feature sizes of approximately 1 micron or larger. In contrast, one embodiment of the present invention uses semiconductor fabrication- techniques, which do not include sacrificial layers, have much higher yields, and allow creation of features of 0.13 microns or smaller.
- a first mask is generated 902 to initially partially fabricate the micro mirrors 202 .
- This mask defines what will be etched from one side of the first substrate 105 to form the cavities on the underside of the micro mirror array 103 that define the spacer support frames 210 and support posts 208 .
- Standard techniques such as photolithography, can be used to generate the mask on the first substrate.
- the micro mirrors 202 are formed from a single material, such as single crystal silicon.
- the first substrate 105 is a wafer of single crystal silicon. Note that typically multiple micro mirror arrays 103 , to be used in multiple SLMs 100 , are fabricated on a single wafer, to be separated later.
- FIG. 9 b is a side view that illustrates the first substrate 105 prior to fabrication.
- the substrate 105 initially includes a device layer 938 , which is the material from which the mirror array 103 will be fabricated, an insulating oxide layer 936 , and a handling substrate 934 .
- FIG. 9 c is a side view that illustrates the first substrate 105 with the mask upon it.
- the first substrate 105 is anisotropically ion etched 904 to form the cavities beneath the mirror plates 204 .
- a “well” is formed in the first substrate for every micro mirror 202 .
- Other methods besides an anisotropic ion etch may also be used to form the cavities or “wells,” such as a wet etch or a plasma etch.
- FIG. 9 d is a block diagram that shows the first substrate 105 with the cavities etched.
- the electrodes 126 and control circuitry 106 are fabricated 906 on the second substrate 107 .
- the second substrate 107 may be a transparent material, such as quartz, or another material. If the second substrate is quartz, transistors may be made from polysilicon, as compared to crystalline silicon.
- the circuitry can be fabricated 906 using standard CMOS fabrication technology.
- the control circuitry 106 fabricated 906 on the second substrate 107 includes an array of memory cells, row address circuitry, and column data loading circuitry. There are many different methods to make electrical circuitry that performs the addressing function. The DRAM, SRAM, and latch devices commonly known may all perform the addressing function.
- the mirror plate 204 area may be relatively large on semiconductor scales (for example, the mirror plate 204 may have an area of 225 square microns)
- complex circuitry can be manufactured beneath micro mirror 202 .
- Possible circuitry includes, but is not limited to, storage buffers to store time sequential pixel information, circuitry to compensate for possible non-uniformity of mirror plate 204 to electrode 126 separation distances by driving the electrodes 126 at varying voltage levels, and circuitry to perform pulse width modulation conversions.
- This control circuitry 106 is covered with a passivation layer such as silicon oxide or silicon nitride. Next, a metallization layer is deposited. This metallization layer is patterned and etched to define electrodes 126 , as well as a bias/reset bus in one embodiment. The electrodes 126 are placed during fabrication so that one or more of the electrodes 126 corresponds to each micro mirror 202 . As with the first substrate 105 , typically multiple sets of circuitry to be used in multiple SLMs 100 are fabricated 906 on the second substrate 107 to be separated later.
- the first and second substrates are bonded 910 together.
- the side of the first substrate 105 that has the cavities is bonded to the side of the second substrate 107 that has the electrodes.
- the substrates 105 and 107 are aligned so that the electrodes on the second substrate 107 are in the proper position to control the deflection of the micro mirrors 202 in the micro mirror array 103 .
- the two substrates 105 and 107 are optically aligned using double focusing microscopes by aligning a pattern on the first substrate 105 with a pattern on the second substrate 107 , and the two substrates 105 and 107 are bonded together by low temperature bonding methods such as anodic or eutectic bonding.
- FIG. 9 e is a side view that shows the first and second substrates 105 , 107 bonded together.
- the surface of the first substrate 105 that has not been etched is thinned 912 to a desired thickness.
- the handling substrate 934 is removed, as shown in FIG. 9 f, typically by grinding or etching.
- the oxide 936 is removed.
- the device layer 938 is thinned or polished, if necessary. This thinning is done in one embodiment by mechanical grinding the substrate 105 to a thickness between the bottom of the fabricated “well” and the opposing surface of the first substrate 105 that is near the desired thickness of the micro mirror 202 . In one embodiment, this thickness achieved by mechanical grinding is approximately 5 microns.
- FIG. 9 g is a side view showing the bonded first and second substrates 105 , 107 after the first substrate 105 has been thinned.
- the reflective surface of the micro mirror 202 is created. This can be done through polishing 913 the first substrate 105 so that the surface of the first substrate 105 is reflective. It is also possible to deposit 914 a layer of a reflective material on the first substrate 105 to create a reflective surface. Other methods to create a reflective surface may also be used.
- a reflective layer of aluminum is deposited 914 .
- the thinned surface of the first substrate 105 is coated with approximately 10 nm of titanium seed thin film.
- an approximately 30 nm thick layer of aluminum is deposited to form a reflective layer with a reflectivity above 95% over much of the visible optical spectrum.
- FIG. 9 h is a side view that shows a deposited reflective layer 932 .
- FIG. 9 i is a block diagram showing the surface of the first substrate 105 covered with the mask 933
- FIG. 9 j is a block diagram showing the spatial light modulator 100 after the second etching, including the mirror plate 204 , the hinge 206 , the spacer support frame 210 , and the electrode 126 .
- the hinges 206 are partially etched to be recessed from the surface of the mirror plates 204 .
- a reflective surface is deposited 914 after the second etch that defines the mirror plate 204 , the torsion spring hinge 206 , and the connector 216 .
- Such a reflective layer may be deposited by, for example, evaporating aluminum downwardly at an angle such that the horizontal vector of the angle is from mirror plate 204 to hinges 206 .
- the hinges 206 were etched so that they are recessed from the surface of the mirror plates 204 , it is possible to deposit substantially no reflective coating on the surfaces of recessed hinges 206 to minimize the optical scattering of incident light by the surfaces of the torsion hinges 206 .
- the evaporation may occur, for example, in the reaction chamber of an e-gun thermal evaporator at a deposition rate of one nanometer per second.
- the micro-mirror array 103 is protected by a piece of glass or other transparent material.
- a rim is left around the perimeter of each micro mirror array 103 fabricated on the first substrate 105 .
- a piece of glass or other transparent material is bonded 918 to the rim. This transparent material protects the micro mirrors 202 from physical harm.
- lithography is used to produce an array of rims in a layer of photosensitive resin on a glass plate. Then epoxy is applied to the upper edge of the rims, and the glass plate is aligned and attached to the completed reflective SLM 100 .
- multiple spatial light modulators 100 may be fabricated from the two substrates 105 and 107 ; multiple micro mirror arrays 103 may be fabricated in the first substrate 105 and multiple sets of circuitry may be fabricated in the second substrate 107 . Fabricating multiple SLMs 100 increases the efficiency of the spatial light modulator 100 fabrication process. However, if multiple SLMs 100 are fabricated at once, they must be separated into the individual SLMs 100 . There are many ways to separate each spatial light modulator 100 and ready it for use. In a first method, each spatial light modulator 100 is simply die separated 920 from the rest of the SLMs 100 on the combined substrates 105 and 107 . Each separated spatial light modulator 100 is then packaged 922 using standard packaging techniques.
- a wafer-level-chip-scale packaging is carried out to encapsulate each SLM 100 into separate cavities and form electrical leads before the SLMs 100 are separated. This further protects the reflective deflectable elements and reduces the packaging cost.
- the backside of the second substrate 107 is bonded 924 with solder bumps.
- the backside of the second substrate 107 is then etched 926 to expose metal connectors that were formed during fabrication of the circuitry on the second substrate 107 .
- conductive lines are deposited 928 between the metal connectors and the solder bumps to electrically connect the two.
- the multiple SLMs are die separated 930 .
- FIG. 10 illustrates the generation 902 of the mask 1000 and the etching 904 that forms the cavities in the first substrate in more detail.
- the first substrate is a wafer of single crystal silicon. Oxide is deposited and patterned on the first substrate. This results in the pattern shown in FIG. 10, where area 1004 is oxide that will prevent the substrate beneath from being etched, and areas 1002 are areas of exposed substrate. The areas of exposed substrate 1002 will be etched to form the cavities. The areas 1004 that are not etched remain, and form the spacer support posts 208 and the spacer support frame 210 .
- the substrate is etched in a reactive ion etch chamber flowing with SF6, HBr, and oxygen gases at flow rates of 100 sccm, 50 sccm, and 10 sccm respectively.
- the operating pressure is in the range of 10 to 50 mTorr
- the bias power is 60 W
- the source power is 300 W.
- the substrate is etched in a reactive ion etch chamber flowing with Cl2, HBr, and oxygen gases at flow rates of 100 sccm, 50 sccm, and 10 sccm respectively.
- the etch processes stop when the cavities are about 3-4 microns deep. This depth is measured using in-situ etch depth monitoring, such as in-situ optical interferometer techniques, or by timing the etch rate.
- the cavities are formed in the wafer by an anisotropic reactive ion etch process.
- the wafer is placed in a reaction chamber.
- SF6, HBr, and oxygen gases are introduced into the reaction chamber at a total flow rate of 100 sccm, 50 sccm, and 20 sccm respectively.
- a bias power setting of 50 W and a source power of 150W are used at a pressure of 50 mTorr for approximately 5 minutes.
- the wafers are then cooled with a backside helium gas flow of 20 sccm at a pressure of 1 mTorr.
- the etch processes stop when the cavities are about 3-4 microns deep. This depth is measured using in-situ etch depth monitoring, such as in-situ optical interferometer techniques, or by timing the etch rate.
- FIG. 11 is a perspective view of one embodiment of the electrodes 126 formed on the second substrate 107 .
- each micro mirror 202 has a corresponding electrode 126 .
- the electrodes 126 in this illustrated embodiment are fabricated to be higher than the rest of the circuitry on the second substrate 107 .
- material on the sides of the electrodes 126 slopes down from the electrodes' top surface in a somewhat pyramid shape.
- the electrodes 126 are located on the same level as the rest of the circuitry on the second substrate 107 , rather than extending above the circuitry.
- the electrodes 126 are individual aluminum pads of approximately 10 ⁇ 10 microns in size.
- Electrodes 126 are fabricated on the surface of the second substrate 107 .
- the large surface area of the electrodes 126 in this embodiment results in relatively low addressing voltages required to pull the mirror plate 204 down onto the mechanical, stops, to cause the full pre-determined angular deflection of the mirror plates 204 .
- FIG. 12 is a perspective view showing the micro mirror array 103 on the first substrate 105 positioned over the electrodes 126 and other circuitry on the second substrate 107 . This illustrates the relative positions of the micro mirrors 202 in the micro mirror array 103 and the electrodes prior to bonding 910 the first and second substrates 105 and 107 together. Note that, for illustrative purposes, the micro mirrors 202 in the micro mirror array 103 are shown as completed micro mirrors 202 . However, in a preferred embodiment, as described with respect to FIG. 9 a, only the cavities beneath the mirror plates 204 in the first substrate 105 would have been etched prior to bonding the first substrate 105 to the second substrate 107 .
- the mirror plate 204 , hinges 206 , and connectors 216 would not be fabricated yet.
- the sloping material helps correctly position the first substrate 105 on the second substrate 107 .
- FIG. 13 illustrates a simplified embodiment of a mask that is used in etching 916 the upper surface of the first substrate 105 .
- areas 1302 are left exposed and are etched to release the mirror plates 204 and form the torsion springs 206 , the connectors 216 , and the support posts 208 .
- Other areas 1304 are covered with photoresist material and are not etched. These areas include the mirror plates 204 themselves and the material that will form the hinges 206 .
- most of the surface of the mirror array 103 is reflective. The fabrication process only creates small nonreflective gaps that separate the mirror plates 204 from the support walls 210 and hinges 206 .
- the upper surface of the first substrate 105 is etched to release the mirror plates 204 and form the hinges 206 after the upper surface of the first substrate 105 is masked. In one embodiment, it is etched in a reactive ion etch chamber flowing with SF6, HBr, and oxygen gases at a flow rate of 100 sccm, 50 sccm, and 10 sccm respectively.
- the operating pressure is in the range of 10 to 50 mTorr, and the bias power of 60 W and a source power 300 W. Since the etch depth is typically less than 1 micron, there are several other fabrication processes can achieve the same goal.
- Another embodiment uses Cl2 and oxygen gases at an operating pressure of 10 mTorr to 50 mTorr with bias and source power settings of the etching reaction chamber of 50 W and 300 W, respectively, to achieve tight dimension control.
- the etch process is stopped at the desired depth (in one embodiment, about 5 microns deep) using in-situ etch depth monitoring or by timing the etch rate.
- individual reflective elements are selectively deflected and serve to spatially modulate light that is incident to and reflected by the mirrors.
- FIG. 14 is a cross-section that shows the micro mirror 202 above an electrode 126 .
- a voltage is applied to an electrode 126 to control the deflection of the corresponding mirror plate 204 above the electrode 126 .
- the mirror plate 204 is attracted to the electrode. This causes the mirror plate 204 to rotate about the torsion spring 206 .
- the hinge 206 causes the mirror plate 204 to spring back upward.
- light striking the mirror plate 204 is reflected in a direction that can be controlled by the application of voltage to the electrode.
- One embodiment is operated as follows. Initially the mirror plate is undeflected. In this unbiased state, an incoming light beam, from a light source, obliquely incident to SLM 100 is reflected by the flat mirror plates 204 . The outgoing, reflected light beam may be received by, for example, an optical dump. The light reflected from the undeflected mirror plate 204 is not reflected to a video display.
- the mirror plate 204 When a voltage bias applied between the mirror plate 204 and the bottom electrode 126 , the mirror plate 204 is deflected due to electrostatic attraction. Because of the design of the hinge 206 , the free end of the mirror plate 204 is deflected towards the second substrate 107 . Note that in one preferred embodiment substantially all the bending occurs in the hinge 206 rather than the mirror plate 204 . This may be accomplished in one embodiment by making the hinge width 222 thin, and connecting the hinge 206 to the support posts 208 only on both ends. The deflection of the mirror plate 204 is limited by motion stops, as described above. The full deflection of the mirror plate 204 deflects the outgoing reflected light beam into the imaging optics and to the video display.
- the restoring mechanical force or torque of the hinge 206 can no longer balance the electrostatic force or torque and the mirror plate 204 “snaps” down toward the electrode 126 to achieve full deflection, limited only by the motion stops.
- the voltage must be lowered substantially below the snapping voltage to a releasing voltage (e.g., approximately 3.3 volts, in the embodiment where the snapping voltage is 5.0 volts).
- the micro mirror 202 is an electromechanically bistable device.
- the mirror plate 204 deflection acts as a latch. These bistability and latching properties exist since the mechanical force required for deflection of the mirror plate 204 is roughly linear with respect to deflection angle, whereas the opposing electrostatic force is inversely proportional to the distance between the mirror plate 204 and the electrode 126 .
- a negative voltage applied to a mirror plate 204 reduces the positive voltage needed to be applied to the electrode 126 to achieve a given deflection amount.
- applying a voltage to a mirror array 103 can reduce the voltage magnitude requirement of the electrodes 126 . This can be useful, for example, because in some applications it is desirable to keep the maximum voltage that must be applied to the electrodes 126 below 12V because a 5V switching capability is more common in the semiconductor industry.
- the amount of charge needed to bias each electrode 126 where a voltage is applied to a mirror array 103 is smaller than the charge needed in an embodiment in which the mirror array 103 is held at a ground potential.
- the time required to correctly apply the proper voltage to the electrode 126 and deflect the mirror plate 204 is relatively fast.
- the SLM 100 can be operated in a digital manner if it is operated at voltages past the snapping voltage.
- the operation is essentially digital because the mirror plate 204 is either fully deflected downward by application of a voltage to the associated electrode 126 or is allowed to spring upward, with no voltage applied to the associated electrode 126 .
- a voltage that causes the mirror plate 204 to fully deflect downward until stopped by the physical elements that stop the deflection of the mirror plate 204 is known as a “snapping” or “pulling” voltage.
- a voltage equal or greater to the snapping voltage is applied to the corresponding electrode 126 .
- the mirror plate 204 In video display applications, when the mirror plate 204 is fully deflected downward, the incident light on that mirror plate 204 is reflected to a corresponding pixel on a video display. When the mirror plate 204 is allowed to spring upward, the light is reflected in such a direction so that it does not strike the video display.
- the voltage applied to the selected electrodes 126 can be reduced from its original required level without substantially affecting the state of deflection of the mirror plates 204 .
- One advantage of having a lower hold stage voltage is that nearby undeflected mirror plates 204 are subject to a smaller electrostatic attractive force, and they therefore remain closer to a zero-deflected position. This improves the optical contrast ratio between the deflected mirror plates 204 and the undeflected mirror plates 204 .
- a reflective SLM 100 can be made to have an operating voltage of only a few volts.
- the torsion modulus of the hinge 206 made of single crystal silicon may be, for example, 5 ⁇ 10 10 Newton per meter-squared per radium.
- the voltage at which the electrode 126 operates to fully deflect the associated mirror plate 204 can be made even lower by maintaining the mirror plate 204 at an appropriate voltage (a “negative bias”), rather than ground. This results in a larger deflection angle for a given voltage applied to an electrode 126 .
- the maximum negative bias voltage is the releasing voltage, so when the addressing voltage reduced to zero the mirror plate 204 can snap back to the undeflected position
- the spatial light modulator 100 is also useful in other applications.
- One such application is in maskless photolithography, where the spatial light modulator 100 directs light to develop deposited photoresist. This removes the need for a mask to correctly develop the photoresist in the desired pattern.
- the mirror plates 204 may be deflected through methods other than electrostatic attraction as well.
- the mirror plates 204 may be deflected using magnetic, thermal, or piezo-electric actuation instead.
Abstract
Description
- The present application claims priority from provisional U.S. patent application Ser. No. 60/390,389, for “Reflective Spatial Light Modulator,” filed Jun. 19, 2002, the disclosure of which is incorporated by reference.
- 1. Field of the Invention
- This invention relates to spatial light modulators (SLMs), and more particularly to a micro-mirror array with electronically addressable control circuitry for display applications.
- 2. Background of the Invention
- Spatial light modulators (SLMs) have numerous applications in the areas of optical information processing, projection displays, video and graphics monitors, televisions, and electrophotographic printing. Reflective SLMs are devices that modulate incident light in a spatial pattern to reflect an image corresponding to an electrical or optical input. The incident light may be modulated in phase, intensity, polarization, or deflection direction. A reflective SLM is typically comprised of an area or two-dimensional array of addressable picture elements (pixels) capable of reflecting incident lights. Source pixel data is first processed by an associated control circuit, then loaded into the pixel array, one frame at a time.
- Prior art SLMs have various drawbacks. These drawbacks include: a lower than optimal optically active area (measured as what fraction of the device's surface area that is reflective, also called the “fill ratio”) that reduces optical efficiency, rough reflective surfaces that reduce the reflectivity of the mirrors, diffraction that lowers the contrast ratio of the display, use of materials that have long-term reliability problems, and complex manufacturing processes that increase the expense of the product.
- Many prior art devices include substantial non-reflective areas on their surfaces. This provides low fill ratios, and provides lower than optimum reflective efficiency. For example, U.S. Pat. No. 4,229,732 discloses MOSFET devices that are formed on the surface of a device in addition to mirrors. These MOSFET devices take up surface area, reducing the fraction of the device area that is optically active and reducing reflective efficiency. The MOSFET devices on the surface of the device also diffract incident light, which lowers the contrast ratio of the display. Further, intense light striking exposed MOSFET devices interfere with the proper operation of the devices, both by charging the MOSFET devices and overheating the circuitry.
- Some SLM designs have rough surfaces, which also reduce reflective efficiency. For example, in some SLM designs the reflective surface is an aluminum film deposited on an LPCVD silicon nitride layer. It is difficult to control the smoothness of these reflective mirror surfaces as they are deposited thin films. Thus, the final product has rough surfaces, which reduce the reflective efficiency.
- Another problem that reduces reflective efficiency with some SLM designs, particularly in some top hanging mirror designs, is large exposed hinge surface areas. These large exposed hinge surface areas have to be blocked by a slab, typically made of tungsten, on top of the hinge to prevent the scattering of incident light. These slabs significantly reduce the optically active area and lower the reflective efficiency.
- Many conventional SLMs, such as the SLM disclosed in U.S. Pat. No. 4,566,935, have hinges made of aluminum alloy. Aluminum, as well as other metals, is susceptible to fatigue and plastic deformation, which can lead to long-term reliability problems. Also, aluminum is susceptible to cell “memory”, where the rest position begins to tilt towards its most frequently occupied position. Further, the mirrors disclosed in the 4,566,935 patent are released by undercutting the mirror surface. This technique often results in breakage of the delicate micro-mirror structures during release. It also requires large gaps between mirrors, which reduce the fraction of the device area that is optically active.
- What is desired is an SLM with improved reflective efficiency, SLM device long-term reliability, and simplified manufacturing processes.
- The present invention is a spatial light modulator (SLM). In one embodiment, the SLM has a reflective selectively deflectable micro mirror array fabricated from a first substrate bonded to a second substrate having individually addressable electrodes. The second substrate may also have addressing and control circuitry for the micro mirror array. Alternatively, portions of the addressing and control circuitry are on a separate substrate and connected to the circuitry and electrodes on the second substrate.
- The micro mirror array includes a controllably deflectable mirror plate with a reflective surface to reflect incident light. The mirror plate is connected to a vertical hinge by a connector, and the hinge is in turn connected to spacer walls by support posts. Each of the mirror plate, the connector, the vertical hinge, the support posts, and the spacer walls is fabricated from a first substrate. This first substrate is a wafer of a single material, single crystal silicon in one embodiment. The spacer walls provide separation between the mirror plate and an electrode associated with that mirror plate that controls the deflection of the mirror plate, and is located on the second substrate bonded to the micro mirror array. The close spacing of the mirror plates and the vertical orientation of the hinge allow the reflective surfaces to have a very high fill ratio for the micro mirror array. Very little light gets past the micro-mirror array to strike the circuitry on the second substrate.
- The spatial light modulator is fabricated with few steps, which keeps the fabrication cost and complexity low. Cavities are formed in a first side of the first substrate. This is done in a single anisotropic etch in one embodiment. In parallel, the electrodes and addressing and control circuitry are fabricated on a first side of the second substrate. The first side of the first substrate is bonded to the first side of the second substrate. The sides are aligned so the electrodes on the second substrate are in proper relation with the mirror plates which the electrodes will control. The second side of the first substrate is thinned to the desired thickness. Optionally, a layer of reflective material may be deposited on a second side of the first substrate. A second anisotropic etch defines the support posts, the vertical hinges, and the connectors, and releases the mirror plates from the second side of the first substrate. Thus, the spatial light modulator may be fabricated by only two main etch steps.
- FIG. 1 is a diagram that illustrates the general architecture of a spatial light modulator according to one embodiment of the invention.
- FIGS. 2a and 2 b are perspective views of a single micro mirror.
- FIGS. 3a and 3 b are perspective views showing the top and sides of a micro mirror array.
- FIGS. 4a and 4 b are perspective views showing the bottom and sides of the micro mirror array.
- FIGS. 5a and 5 b are top views of the micro mirror array.
- FIGS. 6a and 6 b are bottom views of the micro mirror array.
- FIGS. 7a-7 d are perspective views showing the top, bottom, and sides of a single mirror of an alternate embodiment of the micro mirror array.
- FIGS. 8a-8 d are perspective views showing the top and bottom of the alternate micro mirror array.
- FIG. 9a is a flowchart illustrating a preferred embodiment of how the spatial light modulator is fabricated.
- FIGS. 9b through 9 j are block diagrams illustrating the fabrication of the spatial light modulator in more detail.
- FIG. 10 illustrates the generation of the mask and the etching that forms the cavities in the first substrate in more detail.
- FIG. 11 is a perspective view of one embodiment of the electrodes formed on the second substrate.
- FIG. 12 is a perspective view showing the micro mirror array on the first substrate positioned over the electrodes and other circuitry on the second substrate.
- FIG. 13 illustrates a simplified embodiment of a mask that is used in etching the upper surface of the first substrate.
- FIG. 14 is a cross-section of a portion of the two substrates bonded together.
- The reflective spatial light modulator (“SLM”)100 has an
array 103 of deflectable mirrors 202. Individual mirrors 202 can be selectively deflected by applying a voltage bias between that mirror and acorresponding electrode 126. The deflection of eachmirror 202 controls light reflected from a light source to a video display. Thus, controlling the deflection of amirror 202 allows light striking that mirror 202 to be reflected in a selected direction, and thereby allows control of the appearance of a pixel in the video display. - FIG. 1 is a diagram that illustrates the general architecture of an
SLM 100 according to one embodiment of the invention. The illustrated embodiment has three layers. The first layer is amirror array 103 that has a plurality of deflectable micro mirrors 202. In one preferred embodiment, themicro-mirror array 103 is fabricated from afirst substrate 105 that is a single material, such as single crystal silicon. - The second layer is an
electrode array 104 with a plurality ofelectrodes 126 for controlling the micro-mirrors 202. Eachelectrode 126 is associated with a micro-mirror 202 and controls the deflection of that micro-mirror 202. Addressing circuitry allows selection of asingle electrode 126 for control of theparticular micro-mirror 202 associated with thatelectrode 126. - The third layer is a layer of
control circuitry 106. Thiscontrol circuitry 106 has addressing circuitry, which allows thecontrol circuitry 106 to control a voltage applied to selectedelectrodes 126. This allows thecontrol circuitry 106 to control the deflections of themirrors 202 in themirror array 103 via theelectrodes 126. Typically, thecontrol circuitry 106 also includes adisplay control 108, line memory buffers 110, a pulsewidth modulation array 112, and inputs forvideo signals 120 and graphics signals 122. Amicrocontroller 114, optics controlcircuitry 116, and aflash memory 118 may be external components connected to thecontrol circuitry 106, or may be included in thecontrol circuitry 106 in some embodiments. In various embodiments, some of the above listed parts of thecontrol circuitry 106 may be absent, may be on a separate substrate and connected to thecontrol circuitry 106, or other additional components may be present as part of thecontrol circuitry 106 or connected to thecontrol circuitry 106. - In one embodiment, both the
second layer 104 and thethird layer 106 are fabricated using semiconductor fabrication technology on a singlesecond substrate 107. That is, thesecond layer 104 is not necessarily separate and above thethird layer 106. Rather, the term “layer” is an aid for conceptualizing different parts of the spatiallight modulator 100. For example, in one embodiment, both thesecond layer 104 of electrodes is fabricated on top of the third layer ofcontrol circuitry 106, both fabricated on a singlesecond substrate 107. That is, theelectrodes 126, as well as thedisplay control 108, line memory buffers 110, and the pulsewidth modulation array 112 are all fabricated on a single substrate in one embodiment. Integration of several functional components of thecontrol circuitry 106 on the same substrate provides an advantage of improved data transfer rate over conventional spatial light modulators, which have thedisplay control 108, line memory buffers 110, and the pulsewidth modulation array 112 fabricated on a separate substrate. Further, fabricating the second layer of theelectrode array 104 and the third layer of thecontrol circuitry 106 on asingle substrate 107 provides the advantage of simple and cheap fabrication, and a compact final product. - After the
layers SLM 100. The first layer with themirror array 103 covers the second andthird layers mirrors 202 in themirror array 103 determines how much room there is beneath thefirst layer 103 for theelectrodes 126, and addressing andcontrol circuitry 106. There is limited room beneath the micro mirrors 202 in themirror array 103 to fit theelectrodes 126 and the electronic components that form thedisplay control 108, line memory buffers 110, and the pulsewidth modulation array 112. The present invention uses fabrication techniques (described more fully below) that allow the creation of small feature sizes, such as processes that allow fabrication of features of 0.18 microns, and processes that allow the fabrication of features of 0.13 microns or smaller. Conventional spatial light modulators are made through fabrication processes that do not allow such small features. Typically, conventional spatial light modulators are made through fabrication processes that limit feature size to approximately 1 micron or larger. Thus, the present invention allows the fabrication of many more circuit devices, such as transistors, in the limited area beneath the micro mirrors of themirror array 103. This allows integration of items such as thedisplay control 108, line memory buffers 110, and the pulsewidth modulation array 112 on the same substrate as theelectrodes 126. Includingsuch control circuitry 106 on thesame substrate 107 as theelectrodes 126 improves the performance of theSLM 100. - In other embodiments, various combinations of the
electrodes 126 and components of the control circuitry may be fabricated on different substrates and electrically connected. - FIG. 2a is a perspective view of a single
micro mirror 202. In one preferred embodiment, the micro mirror. 202 is fabricated from a wafer of a single material, such as single crystal silicon. Thus, thefirst substrate 105 in such an embodiment is a wafer of single crystal silicon. Fabricating themicro mirror 202 out of a single material wafer greatly simplifies the fabrication of themirror 202. Further, single crystal silicon can be polished to create smooth mirror surfaces that have an order of magnitude smoother surface roughness than those of deposited films.Mirrors 202 fabricated from single crystal silicon are mechanically rigid, which prevents undesired bending or warping of the mirror surface, and hinges fabricated from single crystal silicon are durable, flexible, and reliable. In other embodiments, other materials may be used instead of single crystal silicon. One possibility is the use of another type of silicon (e.g. polysilicon, or amorphous silicon) for themicro mirror 202, or even making themirror 202 completely out of a metal (e.g. an aluminum alloy, or tungsten alloy). - The
micro mirror 202 has atop mirror plate 204. Thismirror plate 204 is the portion of themicro mirror 202 that is selectively deflected by applying a voltage bias between themirror 202 and acorresponding electrode 126. In one embodiment thisreflective mirror plate 204 is substantially square in shape, and approximately fifteen microns by fifteen microns, for an approximate area of 225 square microns, although other shapes and sizes are also possible. In one preferred embodiment, a large proportion of the surface area of themicro mirror array 103 is made up of the areas of themirror plates 204 of the micro mirrors 202. - The
mirror plate 204 has a reflective surface that reflects light from a light source at an angle determined by the deflection of themirror plate 204. This reflective surface may be the same material from which themicro mirror 202 is fabricated, in which case the surface of themirror plate 204 is polished to a smoothness that provides the desired level of reflectivity. Alternatively, after fabrication of themicro-mirrors 202, a layer of reflective material, such as aluminum, may be added to the surface of themirror plate 204. Since in a preferred embodiment a large proportion of the surface area of themicro mirror array 103 is made up of the areas of themirror plates 204 of the micro mirrors, and themirror plates 204 have reflective surfaces, a large proportion of the surface area of themicro mirror array 103 is reflective and capable of reflecting light at a selected angle. Thus, theSLM 100 has a large fill ratio, and efficiently reflects incident light. - The
mirror plate 204 is connected to atorsion spring hinge 206 by aconnector 216. Thetorsion spring hinge 206 is connected to aspacer support frame 210, which holds thetorsion spring 206 in place. Note that other springs and connection schemes between themirror plate 204, thehinge 206, andspacer support frame 210 could also be used. Thetorsion spring hinge 206 allows themirror plate 204 to rotate relative to thespacer support frame 210 about an axis between the walls of thespacer support frame 210 when a force such as an electrostatic force is applied to themirror plate 204 by applying a voltage between themirror 202 and thecorresponding electrode 126. This rotation produces the angular deflection for reflecting light in a selected direction. In one embodiment, this rotation occurs about an axis that is substantially collinear with the long axis of the hinge. In one preferred embodiment, thetorsion spring hinge 206 has a “vertical” alignment. That is, thehinge 206 has awidth 222 that is smaller than the depth of the hinge (perpendicular to themirror plate 204 surface). The width of the hinge is typically between 0.1 microns to 0.5 microns, and is approximately 0.2 microns in one embodiment. This “vertical” alignment of the hinge functions to help minimize non-reflective surfaces on the surface of themirror array 103, and keep the fill ratio high. Also in one preferred embodiment, the - The
spacer support frame 210 separates themirror plate 204 from the electrodes and addressing circuitry so that themirror plate 204 may deflect downward without contacting the electrodes and other circuitry below. Thespacer support frame 210 includes spacer walls in one embodiment, which are typically not separate components from the rest of thespacer support frame 210. These walls help define the height of thespacer support frame 210. The height of thespacers 210 is chosen based on the desired separation between themirror plates 204 and theelectrodes 126, and the topographic design of the electrodes. A larger height allows more deflection of themirror plate 204, and a higher maximum deflection angle. A larger deflection angle provides a better contrast ratio. In one embodiment, the maximum deflection angle of themirror plate 204 is 20 degrees. Thespacer support frame 210 also provides support for thehinge 206 and spaces themirror plate 204 fromother mirror plates 204 in themirror array 103. Thespacer support frame 210 has aspacer wall width 212, which, when added to a gap between themirror plate 204 and thesupport frame 210, is substantially equal to the distance betweenadjacent mirror plates 204 of adjacent micro mirrors 202. In one embodiment, thespacer wall width 212 is 1 micron or less. In one preferred embodiment, thespacer wall width 212 is 0.5 microns or less. This places themirror plates 204 closely together to increase the fill ratio of themirror array 103. - In some embodiments, the
micro mirror 202 includes elements that stop the deflection of themirror plate 204 when theplate 204 has deflected downward to a predetermined angle. Typically, these elements include a motion stop and a landing tip. When themirror surface 204 deflects, the motion stop on themirror plate 204 contacts the landing tip. When this occurs, themirror plate 204 can deflect no further. There are several possible configurations for the motion stop and landing tip. In one embodiment, a landing tip is fabricated on the spacer frames 210 opposite to the hinge side. The maximum tilt angle ofmirror plate 204 will be limited by the landing tip on the spacer frames 210 which stops the downward mechanical motion of themirror plate 204. Having a fixed maximum tilt angle simplifies controlling the spatiallight modulator 100 to reflect incident light in a known direction. - In another embodiment, landing tips are fabricated along with the
electrodes 126 on thesecond substrate 107. The landing tips of this embodiment may be fabricated from an insulator, such as silicon dioxide, to prevent a short circuit between themirror plate 204 and theelectrode 126. The maximum tilt angle of themirror plate 204 is limited in this embodiment by the angle at which themirror plate 204 contacts the landing tip on thesecond substrate 107. The height of thespacers 210 affects this angle;higher spacers 210 allow larger angles than lower ones. The landing tip on thesecond substrate 107 can be a protruding bump, which reduces the total surface area actually in contact. The bumps can be held at the same electrical potential as themirror plate 204 to avoid welding on contact. - In yet another embodiment, the gap between the
mirror plate 204 and thehinge 206 is accurately fabricated so when themirror plate 204 tilts to a predetermined angle, the corners of theplate 204 near thehinge 206 will contact the ends of thehinge 206, which act as mechanical stops. This occurs because the section of thehinge 206 connected to themirror plate 204 deflects along with themirror plate 204, but the sections of thehinge 206 near thesupport wall 210 remain relatively undeflected. For example, with a height of thetorsion hinge 206 being 1 micron, a gap of 0.13 microns between the support wall and thehinge 206 will result in a maximum tilting angle of themirror plate 204 of 15 degrees. - In one preferred embodiment, the motion stop and landing tip are both made out of the same material as the rest of the
mirror 202, and are both fabricated out of thefirst substrate 105. In embodiments where the material is single crystal silicon, the motion stop and landing tip are therefore made out of a hard material that has a long functional lifetime, which allows themirror array 103 to last a long time. Further, because single crystal silicon is a hard material, the motion stop and landing tip can be fabricated with a small area where the motion stop contacts the landing tip, which greatly reduces sticking forces and allows themirror plate 204 to deflect freely. Also, this means that the motion stop and landing tip remain at the same electrical potential, which prevents sticking that would occur via welding and charge injection processes were the motion stop and landing tip at different electrical potentials. - FIG. 2b is a perspective view illustrating the underside of a single
micro mirror 202, including thesupport walls 210, themirror plate 204, thehinge 206, and theconnector 216. - FIG. 3a is a perspective view showing the top and sides of a
micro mirror array 103 having ninemicro mirrors 202--1 through 202--9. While FIG. 3a shows themicro mirror array 103 with three rows and three columns, for a total of ninemicro mirrors 202,micro mirror arrays 103 of other sizes are also possible. Typically, eachmicro mirror 202 corresponds to a pixel on a video display. Thus,larger arrays 103 with moremicro mirrors 202 provide a video display with more pixels. Since thehinges 206 in themirror array 103 all face in parallel along one direction, light sources are directed at themirrors 202 in thearray 103 along a single direction to be reflected to form a projected image on the video display. - As shown in FIG. 3a, the surface of the
micro mirror array 103 has a large fill ratio. That is, most of the surface of themicro mirror array 103 is made up of the reflective surfaces of themirror plates 204 of the micro mirrors 202. Very little of the surface of themicro mirror array 103 is nonreflective. As illustrated in FIG. 3a, the nonreflective portions of themicro mirror array 103 surface are the areas between the reflective surfaces of the micro mirrors 202. For example, the width of the area between mirror 202-1 and 202-2 is determined by thespacer wall width 212 and the sum of the width of the gaps between themirror plates 204 of mirrors 202-1 and 202-2 and thesupport wall 210. The gaps and thespacer wall width 212 can be made as small as the feature size supported by the fabrication technique. Thus, in one embodiment, the gaps are 0.2 micron, and in another embodiment the gaps are 0.13 micron. As semiconductor fabrication techniques allow smaller features, the size of thespacer wall 210 and the gaps can decrease to allow higher fill ratios. FIG. 3b is a perspective view detailing onemirror 202 of themirror array 103 of FIG. 3a. Embodiments of the present invention allow fill ratios of 85%, 90%, or even higher. - FIG. 4a is a perspective view showing the bottom and sides of the
micro mirror array 103 shown in FIG. 3. As shown in FIG. 4a, the spacer support frames 210 of the micro mirrors 202 define cavities beneath themirror plates 204. These cavities provide room for themirror plates 204 to deflect downwards, and also allow large areas beneath themirror plates 204 for placement of thesecond layer 104 with theelectrodes 126, and/or the third layer with thecontrol circuitry 106. FIG. 4b is a perspective view detailing onemirror 202 of themirror array 103 of FIG. 4a. - FIG. 5a is a top view of the
micro mirror array 103 having ninemicro mirrors 202--1 through 202--9 shown in FIGS. 3a and 4 a. For example, formicro mirror 202--1, FIG. 5a illustrates themirror plate 204, thespacer support frame 210, thetorsion spring 206, and theconnector 216 connecting themirror plate 204 to thetorsion spring 206. FIG. 5a also clearly illustrates, as described above with respect to FIG. 3a, that themicro mirror array 103 has a large fill ratio. Most of the surface of themicro mirror array 103 is made up of the reflective surfaces of the micro mirrors 202-1 through 202-9. FIG. 5a clearly illustrates how fill ratio is determined by the areas of thereflective mirror plates 204 and the areas between the reflective surfaces of themirror plates 204. The size of the areas between the reflective surfaces of themirror plates 204 in one embodiment is limited by the feature size limit of the fabrication process. This determines how small the gaps between themirror plate 204 and thespacer wall 210 can be made, and how thick thespacer wall 210 is. Note that, while thesingle mirror 202 as shown in FIG. 2 has been described as having its ownspacer support frame 210, there are not typically two separate abuttingspacer walls 210 between mirrors such as mirrors 202-1 and 202-2. Rather, there is typically one physical spacer wall of thesupport frame 210 between mirrors 202-1 and 202-2. FIG. 5b is a perspective view detailing onemirror 202 of themirror array 103 of FIG. 5a. - FIG. 6a is a bottom view of the
micro mirror array 103 having nine micro mirrors 202-1 through 202-9, as shown in FIGS. 3 through 5. FIG. 6a shows the bottom of themirror plates 204, as well as the bottoms of the spacer support frames 210, the torsion springs 206, and theconnectors 216. The area beneath themirror plates 204 is large enough in many embodiments to allow the optimum design and placement ofelectrodes 126 andcontrol circuitry 106, and space for accommodating a possible mirror landing tip. FIG. 6b is a perspective view detailing onemirror 202 of themirror array 103 of FIG. 6a - As seen in FIGS. 5a and 6 a, very little light that is normal to the
mirror plate 204 can pass beyond themicro mirror array 103 to reach any theelectrodes 126 orcontrol circuitry 106 beneath themicro mirror array 103. This is because thespacer support frame 210, thetorsion spring 206, theconnector 216, and themirror plate 204 provide near complete coverage for the circuitry beneath themicro mirror array 103. Also, since thespacer support frame 210 separates themirror plate 204 from the circuitry beneath themicro mirror array 103, light traveling at a non perpendicular angle to themirror plate 204 and passing beyond themirror plate 204 is likely to strike a wall of thespacer support frame 210 and not reach the circuitry beneath themicro mirror array 103. Since little intense light incident on themirror array 103 reaches the circuitry, theSLM 100 avoids problems associated with intense light striking the circuitry. These problems include the incident light heating up the circuitry, and the incident light photons charging circuitry elements, both of which can cause the circuitry to malfunction. - In FIGS.3-6 each
micro mirror 202 in themicro mirror array 103 has itstorsion spring 206 on the same side. In one alternate embodiment, differentmicro mirrors 202 in themicro mirror array 103 have torsion springs 206 on different sides. For example, returning to FIG. 3a, mirrors 202-1 and 202-3 would havesprings 206 on the same side as illustrated. Mirror 202-2, in contrast, would have aspring 206 on a different side so that thespring 206 of mirror 202-2 is perpendicular to thesprings 206 of mirrors 202-1 and 202-3. This allows themirror plates 204 of the different micro mirrors 202-1 and 202-2 to deflect in different directions, which gives themirror array 103 as a whole more than one controllable degree of freedom. In this alternate embodiment, two different light sources (for example, light sources with differently colored light) can be directed toward themicro mirror array 103 and separately selectively redirected by the micro mirrors 202 in themicro mirror array 103 form an image on a video display. In such an embodiment, multiplemicro mirrors 202 can be used to reflect light from the multiple light sources to the same pixel in the video display. For example, two different color light sources can be directed toward themirror array 103 along different directions, and reflected by thearray 103 to form a multicolor image on a video display. The micro mirrors 202-1 and 202-3 with torsion springs 206 on a first side control the reflection of a first light source to the video display. The micro mirrors such as micro mirror 202-2 with torsion springs 206 on a different second side control the reflection of a second light source to the video display. - FIG. 7a is a perspective view of a
micro mirror 702 according to an alternate embodiment of the invention. Thetorsion hinge 206 in this embodiment is diagonally oriented with respect to thespacer support wall 210, and divides themirror plate 204 into two parts, or sides: afirst side 704 and asecond side 706. Twoelectrodes 126 are associated with themirror 702, oneelectrode 126 for afirst side 704 and oneelectrode 126 for asecond side 706. This allows eitherside electrodes 126 beneath and pivot downward, and provides more total range of angular motion for thesame support wall 210 height as compared to the mirror illustrated in FIGS. 2-6. FIG. 7b is a more detailed view of themirror 702 and illustrates themirror plate 204, hinge 206, andsupport wall 210. FIGS. 7c and 7 d illustrate the underside of asingle mirror 702 and a more detailed view of the interior corner of themirror 702. In other embodiments, thehinge 206 may be substantially parallel to one of the sides of themirror plate 204, rather than diagonal, and still be positioned to divide themirror plate 204 into twoparts - FIGS. 8a through 8 d are various perspective views of mirror arrays composed of multiple
micro mirrors 702 as described in FIGS. 7a through 7 d. FIGS. 8a and 8 b illustrate the top of amirror 702 array and a more detailed view of onemirror 702 in the array. FIGS. 8c and 8 d illustrate the underside of amirror 702 array and a more detailed view of onemirror 702 in the array. - FIG. 9a is a flowchart illustrating one preferred embodiment of how the spatial
light modulator 100 is fabricated. FIGS. 9b through 9 g are block diagrams illustrating the fabrication of the spatiallight modulator 100 in more detail. In summary, the micro mirrors 202 are partially fabricated on thefirst substrate 105. Separately, some or all of the electrodes, addressing circuitry, and control circuitry are fabricated on thesecond substrate 107. The first andsecond substrates first substrate 105 is thinned, then lithography and etch steps follow. Then the fabrication of the micro mirrors 202 is completed. Final steps, including packaging, complete the spatiallight modulator 100. In one embodiment, themirror array 103 is fabricated from a wafer of single crystal silicon using only anisotropic dry etch methods, only two etches are done to fabricate themirror array 103, and the circuitry is fabricated using standard CMOS techniques. This provides an easy and inexpensive way to fabricate theSLM 100. - Conventional spatial light modulators are fabricated with surface micro machining techniques that include etching, deposition of structural layers, deposition and removal of sacrificial layers. These conventional MEMS fabrication techniques result in poor yield, poor uniformity, and result feature sizes of approximately 1 micron or larger. In contrast, one embodiment of the present invention uses semiconductor fabrication- techniques, which do not include sacrificial layers, have much higher yields, and allow creation of features of 0.13 microns or smaller.
- Referring to FIG. 9a, a first mask is generated 902 to initially partially fabricate the micro mirrors 202. This mask defines what will be etched from one side of the
first substrate 105 to form the cavities on the underside of themicro mirror array 103 that define the spacer support frames 210 and support posts 208. Standard techniques, such as photolithography, can be used to generate the mask on the first substrate. As mentioned previously, in one preferred embodiment the micro mirrors 202 are formed from a single material, such as single crystal silicon. Thus, in one preferred embodiment, thefirst substrate 105 is a wafer of single crystal silicon. Note that typically multiplemicro mirror arrays 103, to be used inmultiple SLMs 100, are fabricated on a single wafer, to be separated later. The structures fabricated to create themicro mirror array 103 are typically larger than the features used in CMOS circuitry, so it is relatively easy to form themicro mirror array 103 structures using known techniques for fabricating CMOS circuitry. FIG. 9b is a side view that illustrates thefirst substrate 105 prior to fabrication. Thesubstrate 105 initially includes adevice layer 938, which is the material from which themirror array 103 will be fabricated, an insulatingoxide layer 936, and ahandling substrate 934. FIG. 9c is a side view that illustrates thefirst substrate 105 with the mask upon it. - After the mask is generated902, in a preferred embodiment, the
first substrate 105 is anisotropically ion etched 904 to form the cavities beneath themirror plates 204. Put in another way, a “well” is formed in the first substrate for everymicro mirror 202. Other methods besides an anisotropic ion etch may also be used to form the cavities or “wells,” such as a wet etch or a plasma etch. FIG. 9d is a block diagram that shows thefirst substrate 105 with the cavities etched. - Separately from the fabrication of the cavities beneath the
mirror plates 204, theelectrodes 126 andcontrol circuitry 106 are fabricated 906 on thesecond substrate 107. Thesecond substrate 107 may be a transparent material, such as quartz, or another material. If the second substrate is quartz, transistors may be made from polysilicon, as compared to crystalline silicon. The circuitry can be fabricated 906 using standard CMOS fabrication technology. For example, in one embodiment, thecontrol circuitry 106 fabricated 906 on thesecond substrate 107 includes an array of memory cells, row address circuitry, and column data loading circuitry. There are many different methods to make electrical circuitry that performs the addressing function. The DRAM, SRAM, and latch devices commonly known may all perform the addressing function. Since themirror plate 204 area may be relatively large on semiconductor scales (for example, themirror plate 204 may have an area of 225 square microns), complex circuitry can be manufactured beneathmicro mirror 202. Possible circuitry includes, but is not limited to, storage buffers to store time sequential pixel information, circuitry to compensate for possible non-uniformity ofmirror plate 204 toelectrode 126 separation distances by driving theelectrodes 126 at varying voltage levels, and circuitry to perform pulse width modulation conversions. - This
control circuitry 106 is covered with a passivation layer such as silicon oxide or silicon nitride. Next, a metallization layer is deposited. This metallization layer is patterned and etched to defineelectrodes 126, as well as a bias/reset bus in one embodiment. Theelectrodes 126 are placed during fabrication so that one or more of theelectrodes 126 corresponds to eachmicro mirror 202. As with thefirst substrate 105, typically multiple sets of circuitry to be used inmultiple SLMs 100 are fabricated 906 on thesecond substrate 107 to be separated later. - Next, the first and second substrates are bonded910 together. The side of the
first substrate 105 that has the cavities is bonded to the side of thesecond substrate 107 that has the electrodes. Thesubstrates second substrate 107 are in the proper position to control the deflection of the micro mirrors 202 in themicro mirror array 103. In one embodiment, the twosubstrates first substrate 105 with a pattern on thesecond substrate 107, and the twosubstrates substrates second substrates - After bonding the first and
second substrates first substrate 105 that has not been etched is thinned 912 to a desired thickness. First, the handlingsubstrate 934 is removed, as shown in FIG. 9f, typically by grinding or etching. Then theoxide 936 is removed. Then, thedevice layer 938 is thinned or polished, if necessary. This thinning is done in one embodiment by mechanical grinding thesubstrate 105 to a thickness between the bottom of the fabricated “well” and the opposing surface of thefirst substrate 105 that is near the desired thickness of themicro mirror 202. In one embodiment, this thickness achieved by mechanical grinding is approximately 5 microns. Thesubstrate 105 is then polished by mechanical fine polishing or chemical mechanical polishing to thickness desired between the bottom of the “well” and the opposing surface of thefirst substrate 105. This thickness defines the thickness of themirror plates 204. In one embodiment, this desired thickness is less than approximately 1 micron or less. FIG. 9g is a side view showing the bonded first andsecond substrates first substrate 105 has been thinned. - Next, the reflective surface of the
micro mirror 202 is created. This can be done through polishing 913 thefirst substrate 105 so that the surface of thefirst substrate 105 is reflective. It is also possible to deposit 914 a layer of a reflective material on thefirst substrate 105 to create a reflective surface. Other methods to create a reflective surface may also be used. - In one embodiment, a reflective layer of aluminum is deposited914. The thinned surface of the
first substrate 105 is coated with approximately 10 nm of titanium seed thin film. Then an approximately 30 nm thick layer of aluminum is deposited to form a reflective layer with a reflectivity above 95% over much of the visible optical spectrum. FIG. 9h is a side view that shows a depositedreflective layer 932. - The reflective surface of the
first substrate 105 is then masked and, in a preferred embodiment, high-aspect-ratio anisotropically ion etched 916 to finish forming themicro mirror array 103 and release themirror plates 204. This second etch defines themirror plate 204, thetorsion spring hinge 206, and theconnector 216. Thus, it only takes two etchings of thefirst substrate 105 to fabricate the micro mirrors 202. This significantly decreases the cost of fabricating the micro mirrors 202. FIG. 9i is a block diagram showing the surface of thefirst substrate 105 covered with themask 933, and FIG. 9j is a block diagram showing the spatiallight modulator 100 after the second etching, including themirror plate 204, thehinge 206, thespacer support frame 210, and theelectrode 126. - In some embodiments, the
hinges 206 are partially etched to be recessed from the surface of themirror plates 204. Also, in some embodiments a reflective surface is deposited 914 after the second etch that defines themirror plate 204, thetorsion spring hinge 206, and theconnector 216. Such a reflective layer may be deposited by, for example, evaporating aluminum downwardly at an angle such that the horizontal vector of the angle is frommirror plate 204 to hinges 206. With this angle, and if thehinges 206 were etched so that they are recessed from the surface of themirror plates 204, it is possible to deposit substantially no reflective coating on the surfaces of recessed hinges 206 to minimize the optical scattering of incident light by the surfaces of the torsion hinges 206. The evaporation may occur, for example, in the reaction chamber of an e-gun thermal evaporator at a deposition rate of one nanometer per second. - In some embodiments, the
micro-mirror array 103 is protected by a piece of glass or other transparent material. In one embodiment, during fabrication of themicro mirror array 103, a rim is left around the perimeter of eachmicro mirror array 103 fabricated on thefirst substrate 105. To protect the micro mirrors 202 in themicro mirror array 103, a piece of glass or other transparent material is bonded 918 to the rim. This transparent material protects the micro mirrors 202 from physical harm. In one alternative embodiment, lithography is used to produce an array of rims in a layer of photosensitive resin on a glass plate. Then epoxy is applied to the upper edge of the rims, and the glass plate is aligned and attached to the completedreflective SLM 100. - As discussed above, multiple spatial
light modulators 100 may be fabricated from the twosubstrates micro mirror arrays 103 may be fabricated in thefirst substrate 105 and multiple sets of circuitry may be fabricated in thesecond substrate 107. Fabricatingmultiple SLMs 100 increases the efficiency of the spatiallight modulator 100 fabrication process. However, ifmultiple SLMs 100 are fabricated at once, they must be separated into theindividual SLMs 100. There are many ways to separate each spatiallight modulator 100 and ready it for use. In a first method, each spatiallight modulator 100 is simply die separated 920 from the rest of theSLMs 100 on the combinedsubstrates light modulator 100 is then packaged 922 using standard packaging techniques. - In a second method, a wafer-level-chip-scale packaging is carried out to encapsulate each
SLM 100 into separate cavities and form electrical leads before theSLMs 100 are separated. This further protects the reflective deflectable elements and reduces the packaging cost. In one embodiment of this method, the backside of thesecond substrate 107 is bonded 924 with solder bumps. The backside of thesecond substrate 107 is then etched 926 to expose metal connectors that were formed during fabrication of the circuitry on thesecond substrate 107. Next, conductive lines are deposited 928 between the metal connectors and the solder bumps to electrically connect the two. Finally, the multiple SLMs are die separated 930. - FIG. 10 illustrates the
generation 902 of the mask 1000 and theetching 904 that forms the cavities in the first substrate in more detail. In a preferred embodiment, the first substrate is a wafer of single crystal silicon. Oxide is deposited and patterned on the first substrate. This results in the pattern shown in FIG. 10, wherearea 1004 is oxide that will prevent the substrate beneath from being etched, andareas 1002 are areas of exposed substrate. The areas of exposedsubstrate 1002 will be etched to form the cavities. Theareas 1004 that are not etched remain, and form the spacer support posts 208 and thespacer support frame 210. - In one embodiment, the substrate is etched in a reactive ion etch chamber flowing with SF6, HBr, and oxygen gases at flow rates of 100 sccm, 50 sccm, and 10 sccm respectively. The operating pressure is in the range of 10 to 50 mTorr, the bias power is 60 W, and the source power is 300 W. In another embodiment, the substrate is etched in a reactive ion etch chamber flowing with Cl2, HBr, and oxygen gases at flow rates of 100 sccm, 50 sccm, and 10 sccm respectively. In these embodiments, the etch processes stop when the cavities are about 3-4 microns deep. This depth is measured using in-situ etch depth monitoring, such as in-situ optical interferometer techniques, or by timing the etch rate.
- In another embodiment, the cavities are formed in the wafer by an anisotropic reactive ion etch process. The wafer is placed in a reaction chamber. SF6, HBr, and oxygen gases are introduced into the reaction chamber at a total flow rate of 100 sccm, 50 sccm, and 20 sccm respectively. A bias power setting of 50 W and a source power of 150W are used at a pressure of 50 mTorr for approximately 5 minutes. The wafers are then cooled with a backside helium gas flow of 20 sccm at a pressure of 1 mTorr. In one preferred embodiment, the etch processes stop when the cavities are about 3-4 microns deep. This depth is measured using in-situ etch depth monitoring, such as in-situ optical interferometer techniques, or by timing the etch rate.
- FIG. 11 is a perspective view of one embodiment of the
electrodes 126 formed on thesecond substrate 107. In this embodiment, eachmicro mirror 202 has acorresponding electrode 126. Theelectrodes 126 in this illustrated embodiment are fabricated to be higher than the rest of the circuitry on thesecond substrate 107. As shown in FIG. 11, material on the sides of theelectrodes 126 slopes down from the electrodes' top surface in a somewhat pyramid shape. In other embodiments, theelectrodes 126 are located on the same level as the rest of the circuitry on thesecond substrate 107, rather than extending above the circuitry. In one embodiment of the invention, theelectrodes 126 are individual aluminum pads of approximately 10×10 microns in size. Theseelectrodes 126 are fabricated on the surface of thesecond substrate 107. The large surface area of theelectrodes 126 in this embodiment results in relatively low addressing voltages required to pull themirror plate 204 down onto the mechanical, stops, to cause the full pre-determined angular deflection of themirror plates 204. - FIG. 12 is a perspective view showing the
micro mirror array 103 on thefirst substrate 105 positioned over theelectrodes 126 and other circuitry on thesecond substrate 107. This illustrates the relative positions of the micro mirrors 202 in themicro mirror array 103 and the electrodes prior tobonding 910 the first andsecond substrates micro mirror array 103 are shown as completed micro mirrors 202. However, in a preferred embodiment, as described with respect to FIG. 9a, only the cavities beneath themirror plates 204 in thefirst substrate 105 would have been etched prior to bonding thefirst substrate 105 to thesecond substrate 107. Themirror plate 204, hinges 206, andconnectors 216 would not be fabricated yet. In embodiments where theelectrodes 126 are located above the level of the rest of the circuitry and material on the side of theelectrodes 126 slopes down, the sloping material helps correctly position thefirst substrate 105 on thesecond substrate 107. - FIG. 13 illustrates a simplified embodiment of a mask that is used in
etching 916 the upper surface of thefirst substrate 105. In theetching 916 step,areas 1302 are left exposed and are etched to release themirror plates 204 and form the torsion springs 206, theconnectors 216, and the support posts 208.Other areas 1304 are covered with photoresist material and are not etched. These areas include themirror plates 204 themselves and the material that will form the hinges 206. As shown in FIG. 13, most of the surface of themirror array 103 is reflective. The fabrication process only creates small nonreflective gaps that separate themirror plates 204 from thesupport walls 210 and hinges 206. - The upper surface of the
first substrate 105 is etched to release themirror plates 204 and form thehinges 206 after the upper surface of thefirst substrate 105 is masked. In one embodiment, it is etched in a reactive ion etch chamber flowing with SF6, HBr, and oxygen gases at a flow rate of 100 sccm, 50 sccm, and 10 sccm respectively. The operating pressure is in the range of 10 to 50 mTorr, and the bias power of 60 W and a source power 300 W. Since the etch depth is typically less than 1 micron, there are several other fabrication processes can achieve the same goal. Another embodiment uses Cl2 and oxygen gases at an operating pressure of 10 mTorr to 50 mTorr with bias and source power settings of the etching reaction chamber of 50 W and 300 W, respectively, to achieve tight dimension control. The etch process is stopped at the desired depth (in one embodiment, about 5 microns deep) using in-situ etch depth monitoring or by timing the etch rate. - In operation, individual reflective elements are selectively deflected and serve to spatially modulate light that is incident to and reflected by the mirrors.
- FIG. 14 is a cross-section that shows the
micro mirror 202 above anelectrode 126. In operation, a voltage is applied to anelectrode 126 to control the deflection of thecorresponding mirror plate 204 above theelectrode 126. As shown in FIG. 14, when a voltage is applied to theelectrode 126, themirror plate 204 is attracted to the electrode. This causes themirror plate 204 to rotate about thetorsion spring 206. When the voltage is removed from theelectrode 126, thehinge 206 causes themirror plate 204 to spring back upward. Thus, light striking themirror plate 204 is reflected in a direction that can be controlled by the application of voltage to the electrode. - One embodiment is operated as follows. Initially the mirror plate is undeflected. In this unbiased state, an incoming light beam, from a light source, obliquely incident to
SLM 100 is reflected by theflat mirror plates 204. The outgoing, reflected light beam may be received by, for example, an optical dump. The light reflected from theundeflected mirror plate 204 is not reflected to a video display. - When a voltage bias applied between the
mirror plate 204 and thebottom electrode 126, themirror plate 204 is deflected due to electrostatic attraction. Because of the design of thehinge 206, the free end of themirror plate 204 is deflected towards thesecond substrate 107. Note that in one preferred embodiment substantially all the bending occurs in thehinge 206 rather than themirror plate 204. This may be accomplished in one embodiment by making thehinge width 222 thin, and connecting thehinge 206 to the support posts 208 only on both ends. The deflection of themirror plate 204 is limited by motion stops, as described above. The full deflection of themirror plate 204 deflects the outgoing reflected light beam into the imaging optics and to the video display. - When the
mirror plate 204 deflects past the “snapping” or “pulling” voltage (approximately 12 volts in one embodiment), the restoring mechanical force or torque of thehinge 206 can no longer balance the electrostatic force or torque and themirror plate 204 “snaps” down toward theelectrode 126 to achieve full deflection, limited only by the motion stops. To release themirror plate 204 from its fully deflected position, the voltage must be lowered substantially below the snapping voltage to a releasing voltage (e.g., approximately 3.3 volts, in the embodiment where the snapping voltage is 5.0 volts). Thus, themicro mirror 202 is an electromechanically bistable device. Given a specific voltage between the releasing voltage and the snapping voltage, there are two possible deflection angles at which themirror plate 204 may be, depending on the history ofmirror plate 204 deflection. Therefore, themirror plate 204 deflection acts as a latch. These bistability and latching properties exist since the mechanical force required for deflection of themirror plate 204 is roughly linear with respect to deflection angle, whereas the opposing electrostatic force is inversely proportional to the distance between themirror plate 204 and theelectrode 126. - Since the electrostatic force between the
mirror plate 204 and theelectrode 126 depends on the total voltage between themirror plate 204 and theelectrode 126, a negative voltage applied to amirror plate 204 reduces the positive voltage needed to be applied to theelectrode 126 to achieve a given deflection amount. Thus, applying a voltage to amirror array 103 can reduce the voltage magnitude requirement of theelectrodes 126. This can be useful, for example, because in some applications it is desirable to keep the maximum voltage that must be applied to theelectrodes 126 below 12V because a 5V switching capability is more common in the semiconductor industry. In addition, the amount of charge needed to bias eachelectrode 126 where a voltage is applied to amirror array 103 is smaller than the charge needed in an embodiment in which themirror array 103 is held at a ground potential. Thus the time required to correctly apply the proper voltage to theelectrode 126 and deflect themirror plate 204 is relatively fast. - Since the maximum deflection of the
mirror plate 204 is fixed, theSLM 100 can be operated in a digital manner if it is operated at voltages past the snapping voltage. The operation is essentially digital because themirror plate 204 is either fully deflected downward by application of a voltage to the associatedelectrode 126 or is allowed to spring upward, with no voltage applied to the associatedelectrode 126. A voltage that causes themirror plate 204 to fully deflect downward until stopped by the physical elements that stop the deflection of themirror plate 204 is known as a “snapping” or “pulling” voltage. Thus, to deflect themirror plate 204 fully downward, a voltage equal or greater to the snapping voltage is applied to thecorresponding electrode 126. In video display applications, when themirror plate 204 is fully deflected downward, the incident light on thatmirror plate 204 is reflected to a corresponding pixel on a video display. When themirror plate 204 is allowed to spring upward, the light is reflected in such a direction so that it does not strike the video display. - During such digital operation, it is not necessary to keep the full snapping voltage on an
electrode 126 after an associatedmirror plate 204 has been fully deflected. During an “addressing stage,” voltages for selectedelectrodes 126 that correspond to themirror plates 204 which should be fully deflected are set to levels required to deflect themirror plates 204. After themirror plates 204 in question have deflected due to the voltages onelectrodes 126, the voltage required to hold themirror plates 204 in the deflected position is less than that required for the actual deflection. This is because the gap between the deflectedmirror plate 204 and the addressingelectrode 126 is smaller than when themirror plate 204 is in the process of being deflected. Therefore, in the “hold stage” after the addressing stage the voltage applied to the selectedelectrodes 126 can be reduced from its original required level without substantially affecting the state of deflection of themirror plates 204. One advantage of having a lower hold stage voltage is that nearbyundeflected mirror plates 204 are subject to a smaller electrostatic attractive force, and they therefore remain closer to a zero-deflected position. This improves the optical contrast ratio between the deflectedmirror plates 204 and theundeflected mirror plates 204. - With the appropriate choice of dimensions (in one embodiment,
spacer 210 separation between themirror plate 204 and theelectrode 126 of 1 to 5 microns and hinge 206 thickness of 0.05 to 0.45 microns) and materials (such as single crystal silicon (100)), areflective SLM 100 can be made to have an operating voltage of only a few volts. The torsion modulus of thehinge 206 made of single crystal silicon may be, for example, 5×1010 Newton per meter-squared per radium. The voltage at which theelectrode 126 operates to fully deflect the associatedmirror plate 204 can be made even lower by maintaining themirror plate 204 at an appropriate voltage (a “negative bias”), rather than ground. This results in a larger deflection angle for a given voltage applied to anelectrode 126. The maximum negative bias voltage is the releasing voltage, so when the addressing voltage reduced to zero themirror plate 204 can snap back to the undeflected position - It is also possible to control the
mirror plate 204 deflections in a more “analog” manner. Voltages less than the “snapping voltage” are applied to deflect themirror plate 204 and control the direction in which the incident light is reflected. - Aside from video displays, the spatial
light modulator 100 is also useful in other applications. One such application is in maskless photolithography, where the spatiallight modulator 100 directs light to develop deposited photoresist. This removes the need for a mask to correctly develop the photoresist in the desired pattern. - Although the invention has been particularly shown and described with reference to multiple embodiments, it will be understood by persons skilled in the relevant art that various changes in form and details can be made therein without departing from the spirit and scope of the invention. For example, the
mirror plates 204 may be deflected through methods other than electrostatic attraction as well. Themirror plates 204 may be deflected using magnetic, thermal, or piezo-electric actuation instead.
Claims (20)
Priority Applications (16)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/378,058 US20040004753A1 (en) | 2002-06-19 | 2003-02-27 | Architecture of a reflective spatial light modulator |
PCT/US2003/017342 WO2004001717A1 (en) | 2002-06-19 | 2003-05-30 | Architecture of a reflective spatial light modulator |
RU2004118060/09A RU2277265C2 (en) | 2002-06-19 | 2003-05-30 | Construction of reflective spatial light modulator |
JP2004515727A JP2005529377A (en) | 2002-06-19 | 2003-05-30 | Reflective spatial light modulator structure |
EP03739021A EP1514256A4 (en) | 2002-06-19 | 2003-05-30 | Architecture of a reflective spatial light modulator |
CNB038017458A CN100414599C (en) | 2002-06-19 | 2003-05-30 | Architecture of a reflective spatial light modulator |
AU2003245382A AU2003245382A1 (en) | 2002-06-19 | 2003-05-30 | Architecture of a reflective spatial light modulator |
KR1020047006930A KR100652857B1 (en) | 2002-06-19 | 2003-05-30 | Architecture of a reflective spatial light modulator |
CA2472350A CA2472350C (en) | 2002-06-19 | 2003-05-30 | Architecture of a reflective spatial light modulator |
US10/756,972 US7092140B2 (en) | 2002-06-19 | 2004-01-13 | Architecture of a reflective spatial light modulator |
US10/849,404 US7034984B2 (en) | 2002-06-19 | 2004-05-18 | Fabrication of a high fill ratio reflective spatial light modulator with hidden hinge |
US10/849,364 US6992810B2 (en) | 2002-06-19 | 2004-05-18 | High fill ratio reflective spatial light modulator with hidden hinge |
US11/004,595 US7206110B2 (en) | 2002-06-19 | 2004-12-03 | Memory cell dual protection |
US11/292,209 US20060082862A1 (en) | 2002-06-19 | 2005-11-30 | High fill ratio reflective spatial light modulator with hidden hinge |
US11/366,991 US7245416B2 (en) | 2002-06-19 | 2006-03-01 | Fabrication of a high fill ratio reflective spatial light modulator with hidden hinge |
US11/825,316 US7428094B2 (en) | 2002-06-19 | 2007-07-03 | Fabrication of a high fill ratio reflective spatial light modulator with hidden hinge |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US39038902P | 2002-06-19 | 2002-06-19 | |
US10/378,058 US20040004753A1 (en) | 2002-06-19 | 2003-02-27 | Architecture of a reflective spatial light modulator |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/378,056 Continuation-In-Part US20030234994A1 (en) | 2002-06-19 | 2003-02-27 | Reflective spatial light modulator |
Related Child Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/378,041 Continuation-In-Part US20040069742A1 (en) | 2002-06-19 | 2003-02-27 | Fabrication of a reflective spatial light modulator |
US61096703A Continuation-In-Part | 2002-06-19 | 2003-06-30 | |
US61112103A Continuation-In-Part | 2002-06-19 | 2003-06-30 | |
US10/756,972 Continuation US7092140B2 (en) | 2002-06-19 | 2004-01-13 | Architecture of a reflective spatial light modulator |
US10/849,404 Continuation-In-Part US7034984B2 (en) | 2002-06-19 | 2004-05-18 | Fabrication of a high fill ratio reflective spatial light modulator with hidden hinge |
US10/849,364 Continuation-In-Part US6992810B2 (en) | 2002-06-19 | 2004-05-18 | High fill ratio reflective spatial light modulator with hidden hinge |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040004753A1 true US20040004753A1 (en) | 2004-01-08 |
Family
ID=30003022
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/378,058 Abandoned US20040004753A1 (en) | 2002-06-19 | 2003-02-27 | Architecture of a reflective spatial light modulator |
US10/756,972 Expired - Lifetime US7092140B2 (en) | 2002-06-19 | 2004-01-13 | Architecture of a reflective spatial light modulator |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/756,972 Expired - Lifetime US7092140B2 (en) | 2002-06-19 | 2004-01-13 | Architecture of a reflective spatial light modulator |
Country Status (9)
Country | Link |
---|---|
US (2) | US20040004753A1 (en) |
EP (1) | EP1514256A4 (en) |
JP (1) | JP2005529377A (en) |
KR (1) | KR100652857B1 (en) |
CN (1) | CN100414599C (en) |
AU (1) | AU2003245382A1 (en) |
CA (1) | CA2472350C (en) |
RU (1) | RU2277265C2 (en) |
WO (1) | WO2004001717A1 (en) |
Cited By (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040145822A1 (en) * | 2002-06-19 | 2004-07-29 | Pan Shaoher X. | Reflective spatial light modulator |
US20040145795A1 (en) * | 2002-06-19 | 2004-07-29 | Pan Shaoher X. | Architecture of a reflective spatial light modulator |
US20040156090A1 (en) * | 2003-02-12 | 2004-08-12 | Patel Satyadev R. | High angle micro-mirrors and processes |
US20040159631A1 (en) * | 2002-06-19 | 2004-08-19 | Pan Shaoher X. | Fabrication of a reflective spatial light modulator |
WO2004109363A1 (en) * | 2003-06-02 | 2004-12-16 | Miradia Inc. | High fill ratio reflective spatial light modulator with hidden hinge |
WO2004109364A1 (en) * | 2003-06-02 | 2004-12-16 | Miradia Inc. | Fabrication of a high fill ratio reflective spatial light modulator with hidden hinge |
US20050018091A1 (en) * | 2000-08-11 | 2005-01-27 | Patel Satyadev R. | Micromirror array device with a small pitch size |
US20050088718A1 (en) * | 2003-07-03 | 2005-04-28 | Patel Satyadev R. | Micromirror array having reduced gap between adjacent micromirrors of the micromirror array |
US20050088719A1 (en) * | 2003-07-03 | 2005-04-28 | Patel Satyadev R. | Micromirror having reduced space between hinge and mirror plate of the micromirror |
US20050104144A1 (en) * | 2003-11-19 | 2005-05-19 | Xhp Microsystems, Inc. | Method and apparatus to reduce parasitic forces in electro-mechanical systems |
US20050157375A1 (en) * | 2003-02-12 | 2005-07-21 | Jonathan Doan | Micromirror device and method for making the same |
US20050174628A1 (en) * | 2002-06-19 | 2005-08-11 | Miradia Inc. | Memory cell dual protection |
US20050255666A1 (en) * | 2004-05-11 | 2005-11-17 | Miradia Inc. | Method and structure for aligning mechanical based device to integrated circuits |
US6980349B1 (en) | 2004-08-25 | 2005-12-27 | Reflectivity, Inc | Micromirrors with novel mirror plates |
US20050286112A1 (en) * | 2004-06-23 | 2005-12-29 | Satyadev Patel | Micromirror having offset addressing electrode |
US6992810B2 (en) | 2002-06-19 | 2006-01-31 | Miradia Inc. | High fill ratio reflective spatial light modulator with hidden hinge |
US20060023286A1 (en) * | 2004-07-28 | 2006-02-02 | Miradia Inc. | Method and apparatus for a reflective spatial light modulator with a flexible pedestal |
US20060044519A1 (en) * | 2004-08-25 | 2006-03-02 | Andrew Huibers | Micromirrors and hinge structures for micromirror arrays in projection displays |
US20060050353A1 (en) * | 2004-08-25 | 2006-03-09 | Andrew Huibers | Micromirrors and hinge structures for micromirror arrays in projection displays |
US20060056006A1 (en) * | 2004-08-25 | 2006-03-16 | Andrew Huibers | Micromirror devices with in-plane deformable hinge |
US20060056005A1 (en) * | 2004-08-25 | 2006-03-16 | Satyadev Patel | Micromirror device and method for making the same |
US7034984B2 (en) | 2002-06-19 | 2006-04-25 | Miradia Inc. | Fabrication of a high fill ratio reflective spatial light modulator with hidden hinge |
US20060087717A1 (en) * | 2004-06-18 | 2006-04-27 | Miradia Inc. | Mirror structure with single crystal silicon cross-member |
US7071908B2 (en) | 2003-05-20 | 2006-07-04 | Kagutech, Ltd. | Digital backplane |
US20060148121A1 (en) * | 2005-01-03 | 2006-07-06 | Miradia Inc. | Method and structure for forming an integrated spatial light modulator |
US20060152795A1 (en) * | 2005-01-07 | 2006-07-13 | Miradia Inc. | Electrical contact method and structure for deflection devices formed in an array configuration |
US20060152794A1 (en) * | 2005-01-07 | 2006-07-13 | Miradia Inc. | Method and structure for reducing parasitic influences of deflection devices on spatial light modulators |
US20060274397A1 (en) * | 2005-06-01 | 2006-12-07 | Miradia Inc. | Co-planar surface and torsion device mirror structure and method of manufacture for optical displays |
US7184195B2 (en) | 2005-06-15 | 2007-02-27 | Miradia Inc. | Method and structure reducing parasitic influences of deflection devices in an integrated spatial light modulator |
US7190508B2 (en) | 2005-06-15 | 2007-03-13 | Miradia Inc. | Method and structure of patterning landing pad structures for spatial light modulators |
US7202989B2 (en) | 2005-06-01 | 2007-04-10 | Miradia Inc. | Method and device for fabricating a release structure to facilitate bonding of mirror devices onto a substrate |
WO2007041262A2 (en) * | 2005-09-29 | 2007-04-12 | Miradia Inc. | Method of fabricating reflective spatial light modulator having high contrast ratio |
US7449284B2 (en) | 2004-05-11 | 2008-11-11 | Miradia Inc. | Method and structure for fabricating mechanical mirror structures using backside alignment techniques |
US7502158B2 (en) | 2005-10-13 | 2009-03-10 | Miradia Inc. | Method and structure for high fill factor spatial light modulator with integrated spacer layer |
US7666319B1 (en) * | 2005-11-01 | 2010-02-23 | Miradia Inc. | Semiconductor etching process to release single crystal silicon mirrors |
US20100109102A1 (en) * | 2005-01-03 | 2010-05-06 | Miradia Inc. | Method and structure for forming a gyroscope and accelerometer |
US20140242775A1 (en) * | 2012-02-28 | 2014-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating finfets |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7187484B2 (en) * | 2002-12-30 | 2007-03-06 | Texas Instruments Incorporated | Digital micromirror device with simplified drive electronics for use as temporal light modulator |
KR100815343B1 (en) * | 2004-11-04 | 2008-03-19 | 삼성전기주식회사 | Manufacture method of Diffractive thin-film piezoelectric micro-mirror and Manufacturing method thereof |
US8674968B2 (en) * | 2005-06-29 | 2014-03-18 | Mstar Semiconductor, Inc. | Touch sensing method and associated circuit |
TWI326067B (en) | 2005-06-29 | 2010-06-11 | Mstar Semiconductor Inc | Flat display device, controller, and method for displaying images |
US7355781B2 (en) * | 2005-07-25 | 2008-04-08 | Gehode Corporation | Spatial light modulator with perforated hinge |
US7675670B2 (en) | 2005-10-28 | 2010-03-09 | Miradia Inc. | Fabrication of a high fill ratio silicon spatial light modulator |
US7522330B2 (en) * | 2005-10-28 | 2009-04-21 | Miradia Inc. | High fill ratio silicon spatial light modulator |
US7760197B2 (en) * | 2005-10-31 | 2010-07-20 | Hewlett-Packard Development Company, L.P. | Fabry-perot interferometric MEMS electromagnetic wave modulator with zero-electric field |
US7580174B2 (en) | 2005-11-23 | 2009-08-25 | Miradia, Inc. | Anti-stiction gas-phase lubricant for micromechanical systems |
US7471439B2 (en) * | 2005-11-23 | 2008-12-30 | Miradia, Inc. | Process of forming a micromechanical system containing an anti-stiction gas-phase lubricant |
US7463404B2 (en) * | 2005-11-23 | 2008-12-09 | Miradia, Inc. | Method of using a preferentially deposited lubricant to prevent anti-stiction in micromechanical systems |
US7723812B2 (en) * | 2005-11-23 | 2010-05-25 | Miradia, Inc. | Preferentially deposited lubricant to prevent anti-stiction in micromechanical systems |
US7616370B2 (en) * | 2005-11-23 | 2009-11-10 | Miradia, Inc. | Preferentially deposited lubricant to prevent anti-stiction in micromechanical systems |
WO2007080789A1 (en) * | 2006-01-12 | 2007-07-19 | Nippon Telegraph And Telephone Corporation | Mirror element and method for manufacturing mirror element |
WO2007140731A1 (en) * | 2006-06-03 | 2007-12-13 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Arrangement of electrodes with respect to moving micromechanical elements |
US8096665B2 (en) * | 2006-10-11 | 2012-01-17 | Miradia, Inc. | Spatially offset multi-imager-panel architecture for projecting an image |
US7898561B2 (en) * | 2007-01-26 | 2011-03-01 | Miradia Inc. | MEMS mirror system for laser printing applications |
US7884021B2 (en) * | 2007-02-27 | 2011-02-08 | Spartial Photonics, Inc. | Planarization of a layer over a cavity |
CN101604092B (en) * | 2008-06-11 | 2012-02-15 | 季中 | Display panel, manufacture method thereof as well as display device, color restoration method thereof and electronic device |
US20110148837A1 (en) * | 2009-12-18 | 2011-06-23 | Qualcomm Mems Technologies, Inc. | Charge control techniques for selectively activating an array of devices |
US10007045B2 (en) * | 2015-06-19 | 2018-06-26 | Corning Incorporated | Fiber lighting systems with light diffusing fibers and methods of operating fiber lighting systems with light diffusing fibers |
JP6888103B2 (en) * | 2017-01-20 | 2021-06-16 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | Resolution-enhanced digital lithography with non-blazing DMD |
Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4229732A (en) * | 1978-12-11 | 1980-10-21 | International Business Machines Corporation | Micromechanical display logic and array |
US4317611A (en) * | 1980-05-19 | 1982-03-02 | International Business Machines Corporation | Optical ray deflection apparatus |
US4566935A (en) * | 1984-07-31 | 1986-01-28 | Texas Instruments Incorporated | Spatial light modulator and method |
US4615595A (en) * | 1984-10-10 | 1986-10-07 | Texas Instruments Incorporated | Frame addressed spatial light modulator |
US5311360A (en) * | 1992-04-28 | 1994-05-10 | The Board Of Trustees Of The Leland Stanford, Junior University | Method and apparatus for modulating a light beam |
US5452024A (en) * | 1993-11-01 | 1995-09-19 | Texas Instruments Incorporated | DMD display system |
US5504614A (en) * | 1995-01-31 | 1996-04-02 | Texas Instruments Incorporated | Method for fabricating a DMD spatial light modulator with a hardened hinge |
US5535047A (en) * | 1995-04-18 | 1996-07-09 | Texas Instruments Incorporated | Active yoke hidden hinge digital micromirror device |
US5661591A (en) * | 1995-09-29 | 1997-08-26 | Texas Instruments Incorporated | Optical switch having an analog beam for steering light |
US5742419A (en) * | 1995-11-07 | 1998-04-21 | The Board Of Trustees Of The Leland Stanford Junior Universtiy | Miniature scanning confocal microscope |
US5757536A (en) * | 1995-08-30 | 1998-05-26 | Sandia Corporation | Electrically-programmable diffraction grating |
US5835256A (en) * | 1995-06-19 | 1998-11-10 | Reflectivity, Inc. | Reflective spatial light modulator with encapsulated micro-mechanical elements |
US5999306A (en) * | 1995-12-01 | 1999-12-07 | Seiko Epson Corporation | Method of manufacturing spatial light modulator and electronic device employing it |
US6038056A (en) * | 1997-05-08 | 2000-03-14 | Texas Instruments Incorporated | Spatial light modulator having improved contrast ratio |
US6046840A (en) * | 1995-06-19 | 2000-04-04 | Reflectivity, Inc. | Double substrate reflective spatial light modulator with self-limiting micro-mechanical elements |
US6337760B1 (en) * | 2000-07-17 | 2002-01-08 | Reflectivity, Inc. | Encapsulated multi-directional light beam steering device |
US20020041455A1 (en) * | 2000-10-10 | 2002-04-11 | Nippon Telegraph And Telephone Corporation | Micro-mirror apparatus and production method therefor |
US6388661B1 (en) * | 2000-05-03 | 2002-05-14 | Reflectivity, Inc. | Monochrome and color digital display systems and methods |
US6396619B1 (en) * | 2000-01-28 | 2002-05-28 | Reflectivity, Inc. | Deflectable spatial light modulator having stopping mechanisms |
US20020071169A1 (en) * | 2000-02-01 | 2002-06-13 | Bowers John Edward | Micro-electro-mechanical-system (MEMS) mirror device |
US20020071166A1 (en) * | 2000-12-07 | 2002-06-13 | Sungho Jin | Magnetically packaged optical MEMs device and method for making the same |
US6429033B1 (en) * | 2001-02-20 | 2002-08-06 | Nayna Networks, Inc. | Process for manufacturing mirror devices using semiconductor technology |
US20020132389A1 (en) * | 2001-03-15 | 2002-09-19 | Reflectivity, Inc., A Delaware Corporation | Method for making a micromechanical device by using a sacrificial substrate |
US6542653B2 (en) * | 2001-03-12 | 2003-04-01 | Integrated Micromachines, Inc. | Latching mechanism for optical switches |
US6543286B2 (en) * | 2001-01-26 | 2003-04-08 | Movaz Networks, Inc. | High frequency pulse width modulation driver, particularly useful for electrostatically actuated MEMS array |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5061049A (en) * | 1984-08-31 | 1991-10-29 | Texas Instruments Incorporated | Spatial light modulator and method |
US5172262A (en) * | 1985-10-30 | 1992-12-15 | Texas Instruments Incorporated | Spatial light modulator and method |
US5446479A (en) * | 1989-02-27 | 1995-08-29 | Texas Instruments Incorporated | Multi-dimensional array video processor system |
KR100202246B1 (en) * | 1989-02-27 | 1999-06-15 | 윌리엄 비. 켐플러 | Apparatus and method for digital video system |
US5083857A (en) * | 1990-06-29 | 1992-01-28 | Texas Instruments Incorporated | Multi-level deformable mirror device |
US5285196A (en) * | 1992-10-15 | 1994-02-08 | Texas Instruments Incorporated | Bistable DMD addressing method |
US5489952A (en) * | 1993-07-14 | 1996-02-06 | Texas Instruments Incorporated | Method and device for multi-format television |
CN2167388Y (en) * | 1993-07-27 | 1994-06-01 | 四川大学 | Thin-film type ferro-electric integral space light adjusting device |
US5488504A (en) * | 1993-08-20 | 1996-01-30 | Martin Marietta Corp. | Hybridized asymmetric fabry-perot quantum well light modulator |
CA2137059C (en) * | 1993-12-03 | 2004-11-23 | Texas Instruments Incorporated | Dmd architecture to improve horizontal resolution |
US5583688A (en) * | 1993-12-21 | 1996-12-10 | Texas Instruments Incorporated | Multi-level digital micromirror device |
US5448314A (en) * | 1994-01-07 | 1995-09-05 | Texas Instruments | Method and apparatus for sequential color imaging |
US5663749A (en) * | 1995-03-21 | 1997-09-02 | Texas Instruments Incorporated | Single-buffer data formatter for spatial light modulator |
US6201521B1 (en) * | 1995-09-29 | 2001-03-13 | Texas Instruments Incorporated | Divided reset for addressing spatial light modulator |
US5646772A (en) * | 1996-05-10 | 1997-07-08 | Lucent Technologies Inc. | Methods and apparatus for a multi-electrode micromechanical optical modulator |
US6323982B1 (en) * | 1998-05-22 | 2001-11-27 | Texas Instruments Incorporated | Yield superstructure for digital micromirror device |
US6529310B1 (en) * | 1998-09-24 | 2003-03-04 | Reflectivity, Inc. | Deflectable spatial light modulator having superimposed hinge and deflectable element |
US6252277B1 (en) * | 1999-09-09 | 2001-06-26 | Chartered Semiconductor Manufacturing Ltd. | Embedded polysilicon gate MOSFET |
US20010040675A1 (en) * | 2000-01-28 | 2001-11-15 | True Randall J. | Method for forming a micromechanical device |
US6867897B2 (en) * | 2003-01-29 | 2005-03-15 | Reflectivity, Inc | Micromirrors and off-diagonal hinge structures for micromirror arrays in projection displays |
US6873450B2 (en) * | 2000-08-11 | 2005-03-29 | Reflectivity, Inc | Micromirrors with mechanisms for enhancing coupling of the micromirrors with electrostatic fields |
US6480320B2 (en) * | 2001-02-07 | 2002-11-12 | Transparent Optical, Inc. | Microelectromechanical mirror and mirror array |
JP2002267955A (en) * | 2001-02-26 | 2002-09-18 | Texas Instruments Inc | Optical wireless network printed circuit board micromirror assembly with in-package mirror position feedback |
JP2002258174A (en) * | 2001-03-02 | 2002-09-11 | Seiko Epson Corp | Optical modulator and electronic apparatus having the same |
US6856446B2 (en) * | 2001-12-12 | 2005-02-15 | Texas Instruments Incorporated | Digital micromirror device having mirror-attached spring tips |
US20040004753A1 (en) * | 2002-06-19 | 2004-01-08 | Pan Shaoher X. | Architecture of a reflective spatial light modulator |
US7009745B2 (en) * | 2002-10-31 | 2006-03-07 | Texas Instruments Incorporated | Coating for optical MEMS devices |
US6900922B2 (en) * | 2003-02-24 | 2005-05-31 | Exajoule, Llc | Multi-tilt micromirror systems with concealed hinge structures |
TW591778B (en) * | 2003-03-18 | 2004-06-11 | Advanced Semiconductor Eng | Package structure for a microsystem |
-
2003
- 2003-02-27 US US10/378,058 patent/US20040004753A1/en not_active Abandoned
- 2003-05-30 JP JP2004515727A patent/JP2005529377A/en active Pending
- 2003-05-30 CN CNB038017458A patent/CN100414599C/en not_active Expired - Fee Related
- 2003-05-30 EP EP03739021A patent/EP1514256A4/en not_active Withdrawn
- 2003-05-30 CA CA2472350A patent/CA2472350C/en not_active Expired - Fee Related
- 2003-05-30 WO PCT/US2003/017342 patent/WO2004001717A1/en active Application Filing
- 2003-05-30 KR KR1020047006930A patent/KR100652857B1/en not_active IP Right Cessation
- 2003-05-30 AU AU2003245382A patent/AU2003245382A1/en not_active Abandoned
- 2003-05-30 RU RU2004118060/09A patent/RU2277265C2/en not_active IP Right Cessation
-
2004
- 2004-01-13 US US10/756,972 patent/US7092140B2/en not_active Expired - Lifetime
Patent Citations (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4229732A (en) * | 1978-12-11 | 1980-10-21 | International Business Machines Corporation | Micromechanical display logic and array |
US4317611A (en) * | 1980-05-19 | 1982-03-02 | International Business Machines Corporation | Optical ray deflection apparatus |
US4566935A (en) * | 1984-07-31 | 1986-01-28 | Texas Instruments Incorporated | Spatial light modulator and method |
US4615595A (en) * | 1984-10-10 | 1986-10-07 | Texas Instruments Incorporated | Frame addressed spatial light modulator |
US5311360A (en) * | 1992-04-28 | 1994-05-10 | The Board Of Trustees Of The Leland Stanford, Junior University | Method and apparatus for modulating a light beam |
US5452024A (en) * | 1993-11-01 | 1995-09-19 | Texas Instruments Incorporated | DMD display system |
US5504614A (en) * | 1995-01-31 | 1996-04-02 | Texas Instruments Incorporated | Method for fabricating a DMD spatial light modulator with a hardened hinge |
US5535047A (en) * | 1995-04-18 | 1996-07-09 | Texas Instruments Incorporated | Active yoke hidden hinge digital micromirror device |
US6046840A (en) * | 1995-06-19 | 2000-04-04 | Reflectivity, Inc. | Double substrate reflective spatial light modulator with self-limiting micro-mechanical elements |
US6356378B1 (en) * | 1995-06-19 | 2002-03-12 | Reflectivity, Inc. | Double substrate reflective spatial light modulator |
US5835256A (en) * | 1995-06-19 | 1998-11-10 | Reflectivity, Inc. | Reflective spatial light modulator with encapsulated micro-mechanical elements |
US6172797B1 (en) * | 1995-06-19 | 2001-01-09 | Reflectivity, Inc. | Double substrate reflective spatial light modulator with self-limiting micro-mechanical elements |
US6538800B2 (en) * | 1995-06-19 | 2003-03-25 | Reflectivity, Inc. | Reflective spatial light modulator with deflectable elements formed on a light transmissive substrate |
US5757536A (en) * | 1995-08-30 | 1998-05-26 | Sandia Corporation | Electrically-programmable diffraction grating |
US5661591A (en) * | 1995-09-29 | 1997-08-26 | Texas Instruments Incorporated | Optical switch having an analog beam for steering light |
US5742419A (en) * | 1995-11-07 | 1998-04-21 | The Board Of Trustees Of The Leland Stanford Junior Universtiy | Miniature scanning confocal microscope |
US5999306A (en) * | 1995-12-01 | 1999-12-07 | Seiko Epson Corporation | Method of manufacturing spatial light modulator and electronic device employing it |
US6038056A (en) * | 1997-05-08 | 2000-03-14 | Texas Instruments Incorporated | Spatial light modulator having improved contrast ratio |
US6396619B1 (en) * | 2000-01-28 | 2002-05-28 | Reflectivity, Inc. | Deflectable spatial light modulator having stopping mechanisms |
US20020071169A1 (en) * | 2000-02-01 | 2002-06-13 | Bowers John Edward | Micro-electro-mechanical-system (MEMS) mirror device |
US6388661B1 (en) * | 2000-05-03 | 2002-05-14 | Reflectivity, Inc. | Monochrome and color digital display systems and methods |
US6337760B1 (en) * | 2000-07-17 | 2002-01-08 | Reflectivity, Inc. | Encapsulated multi-directional light beam steering device |
US20020041455A1 (en) * | 2000-10-10 | 2002-04-11 | Nippon Telegraph And Telephone Corporation | Micro-mirror apparatus and production method therefor |
US20020071166A1 (en) * | 2000-12-07 | 2002-06-13 | Sungho Jin | Magnetically packaged optical MEMs device and method for making the same |
US6543286B2 (en) * | 2001-01-26 | 2003-04-08 | Movaz Networks, Inc. | High frequency pulse width modulation driver, particularly useful for electrostatically actuated MEMS array |
US6429033B1 (en) * | 2001-02-20 | 2002-08-06 | Nayna Networks, Inc. | Process for manufacturing mirror devices using semiconductor technology |
US6542653B2 (en) * | 2001-03-12 | 2003-04-01 | Integrated Micromachines, Inc. | Latching mechanism for optical switches |
US20020132389A1 (en) * | 2001-03-15 | 2002-09-19 | Reflectivity, Inc., A Delaware Corporation | Method for making a micromechanical device by using a sacrificial substrate |
Cited By (100)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050018091A1 (en) * | 2000-08-11 | 2005-01-27 | Patel Satyadev R. | Micromirror array device with a small pitch size |
US7019376B2 (en) | 2000-08-11 | 2006-03-28 | Reflectivity, Inc | Micromirror array device with a small pitch size |
US7092140B2 (en) | 2002-06-19 | 2006-08-15 | Miradia Inc. | Architecture of a reflective spatial light modulator |
US7206110B2 (en) | 2002-06-19 | 2007-04-17 | Miradia Inc. | Memory cell dual protection |
US7118234B2 (en) | 2002-06-19 | 2006-10-10 | Miradia Inc. | Reflective spatial light modulator |
US20080062503A1 (en) * | 2002-06-19 | 2008-03-13 | Miradia Inc. | Fabrication of a high fill ratio reflective spatial light modulator with hidden hinge |
US20040145795A1 (en) * | 2002-06-19 | 2004-07-29 | Pan Shaoher X. | Architecture of a reflective spatial light modulator |
US7022245B2 (en) | 2002-06-19 | 2006-04-04 | Miradia Inc. | Fabrication of a reflective spatial light modulator |
US20060082862A1 (en) * | 2002-06-19 | 2006-04-20 | Miradia Inc. | High fill ratio reflective spatial light modulator with hidden hinge |
US20040145822A1 (en) * | 2002-06-19 | 2004-07-29 | Pan Shaoher X. | Reflective spatial light modulator |
US6992810B2 (en) | 2002-06-19 | 2006-01-31 | Miradia Inc. | High fill ratio reflective spatial light modulator with hidden hinge |
US7428094B2 (en) | 2002-06-19 | 2008-09-23 | Miradia Inc. | Fabrication of a high fill ratio reflective spatial light modulator with hidden hinge |
US7034984B2 (en) | 2002-06-19 | 2006-04-25 | Miradia Inc. | Fabrication of a high fill ratio reflective spatial light modulator with hidden hinge |
US20050174628A1 (en) * | 2002-06-19 | 2005-08-11 | Miradia Inc. | Memory cell dual protection |
US20060131262A1 (en) * | 2002-06-19 | 2006-06-22 | Miradia Inc. | Fabrication of a reflective spatial light modulator |
US20040159631A1 (en) * | 2002-06-19 | 2004-08-19 | Pan Shaoher X. | Fabrication of a reflective spatial light modulator |
US7483198B2 (en) | 2003-02-12 | 2009-01-27 | Texas Instruments Incorporated | Micromirror device and method for making the same |
US20050157375A1 (en) * | 2003-02-12 | 2005-07-21 | Jonathan Doan | Micromirror device and method for making the same |
US6885494B2 (en) | 2003-02-12 | 2005-04-26 | Reflectivity, Inc. | High angle micro-mirrors and processes |
US6970280B2 (en) | 2003-02-12 | 2005-11-29 | Reflectivity, Inc | High angle micro-mirrors and processes |
US20050078349A1 (en) * | 2003-02-12 | 2005-04-14 | Patel Satyadev R. | High angle micro-mirrors and processes |
US20040156090A1 (en) * | 2003-02-12 | 2004-08-12 | Patel Satyadev R. | High angle micro-mirrors and processes |
US7667678B2 (en) | 2003-05-20 | 2010-02-23 | Syndiant, Inc. | Recursive feedback control of light modulating elements |
US8035627B2 (en) | 2003-05-20 | 2011-10-11 | Syndiant Inc. | Bit serial control of light modulating elements |
US8558856B2 (en) | 2003-05-20 | 2013-10-15 | Syndiant, Inc. | Allocation registers on a spatial light modulator |
US20060274001A1 (en) * | 2003-05-20 | 2006-12-07 | Kagutech, Ltd. | Bit Serial Control of Light Modulating Elements |
US20060268022A1 (en) * | 2003-05-20 | 2006-11-30 | Kagutech, Ltd. | Allocating Memory on a Spatial Light Modulator |
US8189015B2 (en) * | 2003-05-20 | 2012-05-29 | Syndiant, Inc. | Allocating memory on a spatial light modulator |
US20070132679A1 (en) * | 2003-05-20 | 2007-06-14 | Kagutech, Ltd. | Recursive Feedback Control Of Light Modulating Elements |
US8120597B2 (en) | 2003-05-20 | 2012-02-21 | Syndiant Inc. | Mapping pixel values |
US8089431B2 (en) | 2003-05-20 | 2012-01-03 | Syndiant, Inc. | Instructions controlling light modulating elements |
US7071908B2 (en) | 2003-05-20 | 2006-07-04 | Kagutech, Ltd. | Digital backplane |
US8004505B2 (en) | 2003-05-20 | 2011-08-23 | Syndiant Inc. | Variable storage of bits on a backplane |
US7924274B2 (en) | 2003-05-20 | 2011-04-12 | Syndiant, Inc. | Masked write on an array of drive bits |
US20060232526A1 (en) * | 2003-05-20 | 2006-10-19 | Kagutech, Ltd. | Level Shifting and Logic Circuit |
US8766887B2 (en) | 2003-05-20 | 2014-07-01 | Syndiant, Inc. | Allocating registers on a spatial light modulator |
US20060208963A1 (en) * | 2003-05-20 | 2006-09-21 | Kagutech, Ltd. | Instructions Controlling Light Modulating Elements |
WO2004109364A1 (en) * | 2003-06-02 | 2004-12-16 | Miradia Inc. | Fabrication of a high fill ratio reflective spatial light modulator with hidden hinge |
WO2004109363A1 (en) * | 2003-06-02 | 2004-12-16 | Miradia Inc. | High fill ratio reflective spatial light modulator with hidden hinge |
US20050088719A1 (en) * | 2003-07-03 | 2005-04-28 | Patel Satyadev R. | Micromirror having reduced space between hinge and mirror plate of the micromirror |
US6965468B2 (en) * | 2003-07-03 | 2005-11-15 | Reflectivity, Inc | Micromirror array having reduced gap between adjacent micromirrors of the micromirror array |
US20050231788A1 (en) * | 2003-07-03 | 2005-10-20 | Andrew Huibers | Micromirror array having reduced gap between adjacent micromirrors of the micromirror array |
US6985277B2 (en) | 2003-07-03 | 2006-01-10 | Reflectivity, Inc | Micromirror array having reduced gap between adjacent micromirrors of the micromirror array |
US6980347B2 (en) * | 2003-07-03 | 2005-12-27 | Reflectivity, Inc | Micromirror having reduced space between hinge and mirror plate of the micromirror |
US6970281B2 (en) * | 2003-07-03 | 2005-11-29 | Reflectivity, Inc. | Micromirror array having reduced gap between adjacent micromirrors of the micromirror array |
US20050088718A1 (en) * | 2003-07-03 | 2005-04-28 | Patel Satyadev R. | Micromirror array having reduced gap between adjacent micromirrors of the micromirror array |
US20050213190A1 (en) * | 2003-07-24 | 2005-09-29 | Patel Satyadev R | Micromirror having reduced space between hinge and mirror plate of the micromirror |
US6972891B2 (en) * | 2003-07-24 | 2005-12-06 | Reflectivity, Inc | Micromirror having reduced space between hinge and mirror plate of the micromirror |
US7002726B2 (en) | 2003-07-24 | 2006-02-21 | Reflectivity, Inc. | Micromirror having reduced space between hinge and mirror plate of the micromirror |
US20050231789A1 (en) * | 2003-07-24 | 2005-10-20 | Patel Satyadev R | Micromirror having reduced space between hinge and mirror plate of the micromirror |
US20050104144A1 (en) * | 2003-11-19 | 2005-05-19 | Xhp Microsystems, Inc. | Method and apparatus to reduce parasitic forces in electro-mechanical systems |
US7026695B2 (en) | 2003-11-19 | 2006-04-11 | Miradia Inc. | Method and apparatus to reduce parasitic forces in electro-mechanical systems |
US20050255666A1 (en) * | 2004-05-11 | 2005-11-17 | Miradia Inc. | Method and structure for aligning mechanical based device to integrated circuits |
US7449284B2 (en) | 2004-05-11 | 2008-11-11 | Miradia Inc. | Method and structure for fabricating mechanical mirror structures using backside alignment techniques |
US7369297B2 (en) | 2004-06-18 | 2008-05-06 | Miradia Inc. | Mirror structure with single crystal silicon cross-member |
US7042619B1 (en) | 2004-06-18 | 2006-05-09 | Miradia Inc. | Mirror structure with single crystal silicon cross-member |
US20060087717A1 (en) * | 2004-06-18 | 2006-04-27 | Miradia Inc. | Mirror structure with single crystal silicon cross-member |
US7113322B2 (en) | 2004-06-23 | 2006-09-26 | Reflectivity, Inc | Micromirror having offset addressing electrode |
US20050286112A1 (en) * | 2004-06-23 | 2005-12-29 | Satyadev Patel | Micromirror having offset addressing electrode |
US7233428B2 (en) | 2004-07-28 | 2007-06-19 | Miradia Inc. | Method and apparatus for a reflective spatial light modulator with a flexible pedestal |
US20060023286A1 (en) * | 2004-07-28 | 2006-02-02 | Miradia Inc. | Method and apparatus for a reflective spatial light modulator with a flexible pedestal |
US7068417B2 (en) | 2004-07-28 | 2006-06-27 | Miradia Inc. | Method and apparatus for a reflective spatial light modulator with a flexible pedestal |
US7570416B2 (en) | 2004-07-28 | 2009-08-04 | Miradia Inc. | Method and apparatus for a reflective spatial light modulator with a flexible pedestal |
US20060187525A1 (en) * | 2004-07-28 | 2006-08-24 | Miradia Inc. | Method and apparatus for a reflective spatial light modulator with a flexible pedestal |
US20080055709A1 (en) * | 2004-07-28 | 2008-03-06 | Miradia Inc. | Method and apparatus for a reflective spatial light modulator with a flexible pedestal |
US20060056005A1 (en) * | 2004-08-25 | 2006-03-16 | Satyadev Patel | Micromirror device and method for making the same |
US7436572B2 (en) | 2004-08-25 | 2008-10-14 | Texas Instruments Incorporated | Micromirrors and hinge structures for micromirror arrays in projection displays |
US7215459B2 (en) | 2004-08-25 | 2007-05-08 | Reflectivity, Inc. | Micromirror devices with in-plane deformable hinge |
US6980349B1 (en) | 2004-08-25 | 2005-12-27 | Reflectivity, Inc | Micromirrors with novel mirror plates |
US7019880B1 (en) | 2004-08-25 | 2006-03-28 | Reflectivity, Inc | Micromirrors and hinge structures for micromirror arrays in projection displays |
US20060056006A1 (en) * | 2004-08-25 | 2006-03-16 | Andrew Huibers | Micromirror devices with in-plane deformable hinge |
US20060044519A1 (en) * | 2004-08-25 | 2006-03-02 | Andrew Huibers | Micromirrors and hinge structures for micromirror arrays in projection displays |
US7119944B2 (en) | 2004-08-25 | 2006-10-10 | Reflectivity, Inc. | Micromirror device and method for making the same |
US20060050353A1 (en) * | 2004-08-25 | 2006-03-09 | Andrew Huibers | Micromirrors and hinge structures for micromirror arrays in projection displays |
US8207004B2 (en) | 2005-01-03 | 2012-06-26 | Miradia Inc. | Method and structure for forming a gyroscope and accelerometer |
US7172921B2 (en) | 2005-01-03 | 2007-02-06 | Miradia Inc. | Method and structure for forming an integrated spatial light modulator |
US8530259B2 (en) | 2005-01-03 | 2013-09-10 | Miradia Inc. | Method and structure for forming a gyroscope and accelerometer |
US7670880B2 (en) | 2005-01-03 | 2010-03-02 | Miradia Inc. | Method and structure for forming an integrated spatial light modulator |
US20060148121A1 (en) * | 2005-01-03 | 2006-07-06 | Miradia Inc. | Method and structure for forming an integrated spatial light modulator |
US20100109102A1 (en) * | 2005-01-03 | 2010-05-06 | Miradia Inc. | Method and structure for forming a gyroscope and accelerometer |
US20060152794A1 (en) * | 2005-01-07 | 2006-07-13 | Miradia Inc. | Method and structure for reducing parasitic influences of deflection devices on spatial light modulators |
US20060152795A1 (en) * | 2005-01-07 | 2006-07-13 | Miradia Inc. | Electrical contact method and structure for deflection devices formed in an array configuration |
US7142349B2 (en) | 2005-01-07 | 2006-11-28 | Miradia Inc. | Method and structure for reducing parasitic influences of deflection devices on spatial light modulators |
US7199918B2 (en) | 2005-01-07 | 2007-04-03 | Miradia Inc. | Electrical contact method and structure for deflection devices formed in an array configuration |
US7202989B2 (en) | 2005-06-01 | 2007-04-10 | Miradia Inc. | Method and device for fabricating a release structure to facilitate bonding of mirror devices onto a substrate |
US20060274397A1 (en) * | 2005-06-01 | 2006-12-07 | Miradia Inc. | Co-planar surface and torsion device mirror structure and method of manufacture for optical displays |
US7298539B2 (en) | 2005-06-01 | 2007-11-20 | Miradia Inc. | Co-planar surface and torsion device mirror structure and method of manufacture for optical displays |
US7382519B2 (en) | 2005-06-01 | 2008-06-03 | Miradia, Inc. | Method and device for fabricating a release structure to facilitate bonding of mirror devices onto a substrate |
US7190508B2 (en) | 2005-06-15 | 2007-03-13 | Miradia Inc. | Method and structure of patterning landing pad structures for spatial light modulators |
US7184195B2 (en) | 2005-06-15 | 2007-02-27 | Miradia Inc. | Method and structure reducing parasitic influences of deflection devices in an integrated spatial light modulator |
US20080192325A1 (en) * | 2005-09-29 | 2008-08-14 | Miradia Inc. | Method of fabricating reflective spatial light modulator having high contrast ratio |
US7374962B2 (en) | 2005-09-29 | 2008-05-20 | Miradia Inc. | Method of fabricating reflective spatial light modulator having high contrast ratio |
WO2007041262A2 (en) * | 2005-09-29 | 2007-04-12 | Miradia Inc. | Method of fabricating reflective spatial light modulator having high contrast ratio |
US20070287214A1 (en) * | 2005-09-29 | 2007-12-13 | Miradia Inc. | Method of fabricating reflective spatial light modulator having high contrast ratio |
WO2007041262A3 (en) * | 2005-09-29 | 2007-12-13 | Miradia Inc | Method of fabricating reflective spatial light modulator having high contrast ratio |
US7502158B2 (en) | 2005-10-13 | 2009-03-10 | Miradia Inc. | Method and structure for high fill factor spatial light modulator with integrated spacer layer |
US7666319B1 (en) * | 2005-11-01 | 2010-02-23 | Miradia Inc. | Semiconductor etching process to release single crystal silicon mirrors |
US20140242775A1 (en) * | 2012-02-28 | 2014-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating finfets |
US9287129B2 (en) * | 2012-02-28 | 2016-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating FinFETs |
US9685344B2 (en) | 2012-02-28 | 2017-06-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a semiconductor device including a plurality of isolation features |
Also Published As
Publication number | Publication date |
---|---|
CA2472350A1 (en) | 2003-12-31 |
US20040145795A1 (en) | 2004-07-29 |
RU2004118060A (en) | 2005-11-10 |
WO2004001717A1 (en) | 2003-12-31 |
RU2277265C2 (en) | 2006-05-27 |
CN1732506A (en) | 2006-02-08 |
EP1514256A4 (en) | 2009-11-11 |
KR20040111336A (en) | 2004-12-31 |
US7092140B2 (en) | 2006-08-15 |
AU2003245382A1 (en) | 2004-01-06 |
EP1514256A1 (en) | 2005-03-16 |
KR100652857B1 (en) | 2006-12-01 |
CA2472350C (en) | 2010-10-19 |
CN100414599C (en) | 2008-08-27 |
JP2005529377A (en) | 2005-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7092140B2 (en) | Architecture of a reflective spatial light modulator | |
US7280263B2 (en) | Reflective spatial light modulator | |
US7022245B2 (en) | Fabrication of a reflective spatial light modulator | |
US7428094B2 (en) | Fabrication of a high fill ratio reflective spatial light modulator with hidden hinge | |
US7477440B1 (en) | Reflective spatial light modulator having dual layer electrodes and method of fabricating same | |
US7833879B2 (en) | Low temperature hermetic bonding at water level and method of bonding for micro display application | |
US7923789B2 (en) | Method of fabricating reflective spatial light modulator having high contrast ratio | |
US7666319B1 (en) | Semiconductor etching process to release single crystal silicon mirrors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: XHP MICROSYSTEMS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PAN, SHAOHER X.;REEL/FRAME:014230/0481 Effective date: 20030623 |
|
AS | Assignment |
Owner name: MIRADIA INC., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:PAN, SHAOHER X.;REEL/FRAME:014889/0452 Effective date: 20031210 |
|
AS | Assignment |
Owner name: MIRADIA INC., CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CHANGE NAME OF ASSIGNOR TO CERITICATE OF AMENDMENT OF RESTATED CERTIFICATE OF INCORPORATION OF XHP MICROSYSTEMS, INC. PREVIOUSLY RECORDED ON REEL 014230 FRAME 0481;ASSIGNOR:XHP MICROSYSTEMS, INC.;REEL/FRAME:015016/0878 Effective date: 20031210 |
|
AS | Assignment |
Owner name: MIRADIA INC., CALIFORNIA Free format text: CERTIFICATE OF INCORPORATION OF XHP MICYOSYSTEMS, INC.;ASSIGNOR:XHP MICROSYSTEMS, INC.;REEL/FRAME:015079/0101 Effective date: 20031210 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |