US20020098633A1 - Use of selective ozone TEOS oxide to create variable thickness layers and spacers - Google Patents
Use of selective ozone TEOS oxide to create variable thickness layers and spacers Download PDFInfo
- Publication number
- US20020098633A1 US20020098633A1 US10/066,483 US6648302A US2002098633A1 US 20020098633 A1 US20020098633 A1 US 20020098633A1 US 6648302 A US6648302 A US 6648302A US 2002098633 A1 US2002098633 A1 US 2002098633A1
- Authority
- US
- United States
- Prior art keywords
- silicon
- substrate
- silicon oxide
- protrusion
- conductive region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 125000006850 spacer group Chemical group 0.000 title claims abstract description 33
- UPSOBXZLFLJAKK-UHFFFAOYSA-N ozone;tetraethyl silicate Chemical compound [O-][O+]=O.CCO[Si](OCC)(OCC)OCC UPSOBXZLFLJAKK-UHFFFAOYSA-N 0.000 title 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 113
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 111
- 239000010703 silicon Substances 0.000 claims abstract description 111
- 239000000758 substrate Substances 0.000 claims abstract description 103
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 99
- 229910052814 silicon oxide Inorganic materials 0.000 claims abstract description 99
- 238000000034 method Methods 0.000 claims abstract description 58
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 claims abstract description 38
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical group CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims abstract description 35
- 238000000151 deposition Methods 0.000 claims abstract description 34
- 239000004065 semiconductor Substances 0.000 claims description 36
- 238000006243 chemical reaction Methods 0.000 claims description 24
- 230000008021 deposition Effects 0.000 claims description 22
- 238000005530 etching Methods 0.000 claims description 14
- 238000003672 processing method Methods 0.000 claims description 14
- 229920005591 polysilicon Polymers 0.000 claims description 10
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- 230000009977 dual effect Effects 0.000 claims description 3
- 238000000354 decomposition reaction Methods 0.000 abstract description 2
- 239000002019 doping agent Substances 0.000 description 7
- 239000002210 silicon-based material Substances 0.000 description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 229910052760 oxygen Inorganic materials 0.000 description 5
- 239000001301 oxygen Substances 0.000 description 5
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 4
- 239000007943 implant Substances 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 239000010408 film Substances 0.000 description 3
- 238000001020 plasma etching Methods 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 2
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- OKZIUSOJQLYFSE-UHFFFAOYSA-N difluoroboron Chemical compound F[B]F OKZIUSOJQLYFSE-UHFFFAOYSA-N 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical group [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229910000040 hydrogen fluoride Inorganic materials 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000011104 metalized film Substances 0.000 description 1
- -1 methylene trifluoride Chemical compound 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 230000035484 reaction time Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02307—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a liquid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31608—Deposition of SiO2
- H01L21/31612—Deposition of SiO2 on a silicon body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823835—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/02129—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/911—Differential oxidation and etching
Definitions
- This invention relates to the fabrication of semiconductor devices. More particularly, this invention relates to selective deposition of silicon oxide onto silicon substrates.
- optimization of semiconductor fabrication sometimes requires a thicker nonconducting film on some components than on other components.
- a thick oxide layer or spacer on a P-type silicon wordline may be desired because the boron implants diffuse readily to an adjacent layer.
- an N-type polysilicon component may optimally require a thinner oxide layer or spacer since N-type dopants do not diffusse as readily.
- a simple process that provides different thickness nonconducting films and spacers is desired in semiconductor fabrication.
- Forming oxide layers and spacers of different thicknesses over varying silicon subates using current methods requires the application of a first mask over select parts of the semiconductor device and then depositing a layer of silicon oxide over the unmasked parts of the semiconductor device. The first mask is then removed and a second mask is applied over the parts that have been coated with the first silicon oxide; layer leaving other parts unmasked. Subsequently, a second silicon oxide layer is deposited on the unmasked parts. Finally, an etch is used to remove silicon oxide from select surfaces, leaving behind an oxide layer or spacers where desired. This process adds a number of steps to the manufacturing procedures thereby increasing the complexity of the fabrication. As such, semiconductors are typically manufactured oxide with oxide layers or spacers of an intermediate thickness that will work acceptably, although not optimally, for either P-type or N-type polysilicons substrate.
- a halhnark of the current invention is the provision of a process that selectively deposits silicon oxide based on the conductivity type of the underlying silicon substrate.
- the current invention is a method for selectively depositing silicon oxide onto a silicon-comprising surface wherein the selectivity is based on the conductivity type of the silicon.
- the invention is a semiconductor processing method for selectively depositing silicon oxide onto silicon, the method comprising the steps of: (i) providing a silicon-comprising substrate having exposed regions of different type conductivity; (ii) contacting the substrate with ozone and tetraethylorthosilicate (TEOS) gases; and, (iii) reacting the ozone and TEOS in contact with the substrate to selectively deposit silicon oxide onto the substrate, such that, compared to the deposition rate on exposed regions of nonoped silicon, the silicon oxide deposits at a faster rate on exposed regions of P-type silicon and at a slower rate on exposed regions of N-type silicon.
- TEOS tetraethylorthosilicate
- Another embodiment of the invention is a method for forming an oxide layer of varying thickness on a silicon-comprising substrate, the method comprising the steps of: (i) providing the silicon-comprising substrate having a surface and comprising at least a first and second region of different type conductivity; and (ii) depositing silicon oxide onto the substrate in a single process step, to form an oxide layer over the first and second conductivity regions; whereby oxide layer overlying the first conductivity region has a first thickness and the oxide layer overlying the second conductivity region has a second thickness that is greater than the first thickness.
- Another embodiment of the invention is a semiconductor processing method of forming spacers of variable thickness, the method comprising providing a silicon-comprising substrate having a surface comprising at least one first P-type silicon structure or protrusion and at least one second structure or protrusion, provided that: (1) when the first protrusion comprises P-type or non-doped silicon, then the second structure or protrusion comprises either non-doped silicon or N-type silicon; and (2) when the first protrusion comprises non-doped silicon, then the second structure or protrusion comprises N-type silicon.
- TEOS is decomposed with ozone to selectively deposit silicon oxide over the silicon surface and both the first protrusion and the second protrusion, such that a greater thickness of silicon oxide is deposited on the first protrusion than on the second protrusion.
- the deposited silicon oxide is etched to remove the oxide from select areas and leave silicon oxide as a layer or as formed spacers of variable thickness around the first protrusion and the second protrusion.
- Another embodiment of the invention is a semiconductor processing method of forming wordlines with an oxide layer or formed spacers of variable thickness.
- the method of this embodiment comprises providing a silicon-comprising substrate having a surface comprising at least one first wordline comprising P-type silicon and at least one second wordline comprising N-type silicon.
- TEOS is decomposed with ozone to selectively deposit silicon oxide over the substrate surface and over both the first wordline and the second wordline, such that a greater thickness of silicon oxide is deposited on the first wordline than on the second wordline.
- the silicon oxide deposited on the substrate during the reaction step is etched to provide a silicon oxide layer or formed spacers of variable thickness around the first wordline and the second wordline.
- Another embodiment of the invention is a semiconductor processing method of forming gates with spacers of variable thickness.
- the method ofthis embodiment comprises providing a silicon-comprising substrate having a surface comprising at least one first gate comprising P-type silicon-comprising material and at least one second gate comprising N-type silicon-comprising material.
- TEOS is decomposed with ozone to selectively deposit silicon oxide over the substrate surface and over both the first gate and the second gate, such that a greater thickness of silicon oxide is deposited on the first gate than on the second gate.
- the silicon oxide deposited on the substrate during the reaction step is etched to leave a silicon oxide layer or formed spacers of variable thickness around the first gate and the second gate.
- Another embodiment of the invention is a memory device comprising at least a first wordline comprising P-type silicon-comprising material and at least a second wordline comprising N-type silicon-comprising material, wherein both the first wordline and the second wordline have nonconductive spacers comprising silicon oxide wherein the nonconductive layer or formed spacer for the first wordline is thicker than the nonconductive layer or spacer for the second wordline.
- Another embodiment of the invention is a multi-gate semiconductor device comprising at least one gate comprising (i) P-type silicon-comprising material, (ii) at least one second gate comprising N-type silicon-comprising material and, (iii) layer or a nonconductive layer or formed spacers around each of the first and second gates, wherein the nonconductive layer or spacer is thicker for the first gate than for the second gate.
- FIG. 1 is a bar graph comparing deposition rates and layer thicknesses for the selective deposition of TEOS decomposed by ozone on siliconomprising substrates that have different conductivities.
- FIG. 2 is a cross-sectional view of a silicon-comprismig substrate having an N-type silicon-comprising protrusion and a P-type silicon-comprising protrusion.
- FIG. 3 shows the substrate of FIG. 2 following selective depositing of silicon oxide.
- FIG. 4 shows the substrate of FIG. 3 following an etch processing step.
- FIG. 5 shows a scanning electromicrograph (SEM) of a silicon substrate demonstrating the selective deposition of silicon oxide onto silicon substrates of different conductivity types.
- wafer or “substrate” used in the following description include any semiconductor-based structure having an exposed polysilicon or other silicon-comprising surface in which to form the silicon oxide deposition layer of this invention.
- Wafer and substrate are to be understood as including silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures.
- SOI silicon-on-insulator
- SOS silicon-on-sapphire
- doped and undoped semiconductors doped and undoped semiconductors
- epitaxial layers of silicon supported by a base semiconductor foundation and other semiconductor structures.
- previous process steps may have been used to form regions or junctions in the base semiconductor structure or foundation.
- FIG. 1 is a bar graph showing selective deposition of silicon oxide using ozone/TEOS on silicon that has been doped with an N-type dopant (arsenic; center bar) or a P-type dopant (boron; right bar) or not doped (left bar)
- the substrate is composed of a single crystal silicon wafer, which has been implanted with the specified dopant.
- the surface was subjected to a hydrogen fluoride dip prior to the ozone/TEOS deposition processing.
- a blanket layer of silicon oxide was deposited on the wafer surface by ozone decomposition of TEOS at a temperature of about 400° C. and a pressure of about 300 torr. Under these reaction conditions, about five liters per minute of oxygen, containing about 10% by weight ozone, and about 350 milligrams per minute of TEOS were supplied to the deposition vessel.
- a P-type implant in this case boron difluoride, in a silicon-comprising substrate (polysilicon) obtains a higher deposition rate (approximately 22% faster) of oxide and reaches a greater deposition thickness for a given time than non-doped silicon.
- an N-type implant in this case arsenic, in a silicon-comprising substrate (polysilicon) retards the deposition rate (approximately 14% slower) of oxide as compared to non-doped silicon and results in a lower thickness. Similar results are obtained when the N-type implant is phosphorous. As such, the oxide deposits approximately 33% faster on P-type silicon than on N-type silicon. The selectivity effect is more pronounced at higher concentrations of dopant. Additionally, the selectivity increases as the reaction temperature decreases and/or the reaction pressure increases.
- FIGS. 2 - 4 shows a typical embodiment of the process of this invention, in which two non-abutting structures or protrusions 21 , 22 are arrayed on a silicon-comprising substrate 20 such as single crystal silicon, epitaxial silicon or polysilicon.
- Protrusion 21 has a P-type doped silicon layer 23 .
- Protrusion 22 has an N-type doped silicon layer 24 .
- Protrusions 21 and 22 each have a metalized film 25 , such as tungsten silicide, arrayed atop the doped polysilicon layers 23 and 24 , respectively.
- the substrate 20 (single crystal) and protrusions 21 and 22 are contacted with gaseous ozone and gaseous TEOS under conditions where a silicon oxide layer 30 is deposited over the substrate and protrusions as shown in FIG. 3.
- the silicon oxide will deposit selectively onto the substrate and protrusions in a single process step.
- the selectivity of this single process step avoids the necessity of masking and performing multiple photolithographic steps to form a suitably thick oxide layer or spacer 30 over the component layers of the protrusions 21 , 22 and the substrate 20 .
- a thicker layer 26 is formed over the P-type layer 23 .
- An intermediate thickness layer 27 is deposited over non-doped silicon substrate 20 .
- a thinner layer 24 is deposited over the N-type silicon layer 24 .
- An intermediate thickness layer 29 is deposited over metalized silicide film layer 25 .
- reaction conditions for the selective deposition of silicon oxide over materials with different type doping is similar to the reaction conditions used in conventional methods to obtain selective deposition on silicon versus silicon nitride.
- Such reaction conditions are known in the art as shown in U.S. Pat. No. 5,665,644, incorporated herein by reference.
- the reaction temperature is greater than about 200° C. up to about 500° C., preferably up to about 400° C.
- the selectivity of the deposition is more pronounced at lower reaction temperatures.
- the reaction pressure is at least about 10 torr, preferably at least about 300 torr up to about atmospheric pressure, more preferably up to about 600 torr.
- An exemplary reaction supplies about five liters per minute of oxygen containing about 10% by weight ozone and about 350 milligrams per minute TEOS.
- the oxygen: ozone ratio may typically vary from about 2 parts oxygen: 1 part ozone to about 20 parts oxygen: 1 part ozone.
- the ozone: TEOS ratio typically varies from about 0.5:1 to about 200:1. Reaction times will vary depending on the desired thickness of the deposited layer, generally about 2-3 minutes.
- the surface to receive the oxide layer may be wet cleaned in a dip prior to depositing the oxide layer.
- a hydrofluoric acid (HF) wet-clean dip provides a marginal enhancement of the selectivity of the deposition.
- Other wet-clean dips such as sulfuiric acid or non-fluorine type etchants, have not been found to enhance the selectivity of the deposition and may negatively affect the subsequent deposition.
- the portion of the oxide layer 27 overlying the substrate 20 is selectively etched to expose the substrate 20 , resulting in the structure of FIG. 4 having the oxide layers 26 , 28 remaining over the protrusions 21 , 22 , respectively.
- Any suitable oxide etching method may be used to remove the oxide layer 27 and expose the substrate 20 .
- the method provides an anisotropic etch. Suitable etching methods include directional methods such as reactive ion etching (RIE).
- An exemplary etching process is by RIE using a mixture of carbon tetrafluoride (CF 4 ) at a flow of about 15 standard cubic centimeters per minute (sccm), and methylene trifluoride (CHF 3 ) at 25 sccm for thirty seconds at about 200 millitorr and a power of 100 watts.
- CF 4 carbon tetrafluoride
- CHF 3 methylene trifluoride
- the protrusions 21 , 22 of FIG. 2 represent wordlines of different conductivity.
- layer 23 represents a wordline comprising P-doped silicon and layer 24 represents a wordline comprising N-doped silicon.
- DRAM dynamic random access memory
- the protrusions 21 , 22 represent a dual gate structure.
- layer 23 in FIG. 2 represents a gate comprising P-doped silicon and layer 24 represents a gate compsing N-doped polysilicon.
- FIG. 5 is a SEM photomicrograph showing a cross-section of a silicon substrate 100 upon which this invention has been enacted.
- a transistor 114 is disposed on the surface of the substrate 100 .
- the portion 102 of substrate 100 has been doped with a P-type conductivity enhancing dopant such as boron, and portion 104 of the substrate 100 has been doped with an N-type dopant such as phosphorus.
- the intermediate (dark) layer 106 immediately above the substrate 100 and the transistor 114 is an oxide layer 106 formed from an ozone/TEOS deposition.
- the outermost (white) layer 112 above the oxide layer 106 is a deposited titanium nitride cap layer. As shown in FIG. 5, the silicon oxide layer 106 deposited as a significantly thicker layer l 08 over the P-type doped portion 102 of the silicon substrate 100 compared to the thinner layer 110 deposited over the N-type doped portion 104 of the silicon substrate 100 .
- the methods and devices of the current invention are useful whenever semiconductors are fabricated with silicon-comprising regions or structures having different type conductivities.
- Examples of useful applications include memory arrays, such as DRAM and static random access memory (SRAM), logic circuitry, and combinations of memory and logic, such as a system-on-chip array.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Semiconductor Memories (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
A process for selectively depositing a silicon oxide layer onto silicon substrates of different conductivity types is disclosed. The silicon oxide layer is formed by the ozone decomposition of TEOS at relatively low temperatures and relatively high pressures. Use of the process to produce layers, spacers, memory units, and gates is also disclosed, as well as the structures so produced.
Description
- This invention relates to the fabrication of semiconductor devices. More particularly, this invention relates to selective deposition of silicon oxide onto silicon substrates.
- Optimization of semiconductor fabrication sometimes requires a thicker nonconducting film on some components than on other components. For example, a thick oxide layer or spacer on a P-type silicon wordline may be desired because the boron implants diffuse readily to an adjacent layer. In contrast, an N-type polysilicon component may optimally require a thinner oxide layer or spacer since N-type dopants do not diffusse as readily. A simple process that provides different thickness nonconducting films and spacers is desired in semiconductor fabrication.
- Forming oxide layers and spacers of different thicknesses over varying silicon subates using current methods requires the application of a first mask over select parts of the semiconductor device and then depositing a layer of silicon oxide over the unmasked parts of the semiconductor device. The first mask is then removed and a second mask is applied over the parts that have been coated with the first silicon oxide; layer leaving other parts unmasked. Subsequently, a second silicon oxide layer is deposited on the unmasked parts. Finally, an etch is used to remove silicon oxide from select surfaces, leaving behind an oxide layer or spacers where desired. This process adds a number of steps to the manufacturing procedures thereby increasing the complexity of the fabrication. As such, semiconductors are typically manufactured oxide with oxide layers or spacers of an intermediate thickness that will work acceptably, although not optimally, for either P-type or N-type polysilicons substrate.
- A halhnark of the current invention is the provision of a process that selectively deposits silicon oxide based on the conductivity type of the underlying silicon substrate.
- The current invention is a method for selectively depositing silicon oxide onto a silicon-comprising surface wherein the selectivity is based on the conductivity type of the silicon. In one embodiment, the invention is a semiconductor processing method for selectively depositing silicon oxide onto silicon, the method comprising the steps of: (i) providing a silicon-comprising substrate having exposed regions of different type conductivity; (ii) contacting the substrate with ozone and tetraethylorthosilicate (TEOS) gases; and, (iii) reacting the ozone and TEOS in contact with the substrate to selectively deposit silicon oxide onto the substrate, such that, compared to the deposition rate on exposed regions of nonoped silicon, the silicon oxide deposits at a faster rate on exposed regions of P-type silicon and at a slower rate on exposed regions of N-type silicon.
- Another embodiment of the invention is a method for forming an oxide layer of varying thickness on a silicon-comprising substrate, the method comprising the steps of: (i) providing the silicon-comprising substrate having a surface and comprising at least a first and second region of different type conductivity; and (ii) depositing silicon oxide onto the substrate in a single process step, to form an oxide layer over the first and second conductivity regions; whereby oxide layer overlying the first conductivity region has a first thickness and the oxide layer overlying the second conductivity region has a second thickness that is greater than the first thickness.
- Another embodiment of the invention is a semiconductor processing method of forming spacers of variable thickness, the method comprising providing a silicon-comprising substrate having a surface comprising at least one first P-type silicon structure or protrusion and at least one second structure or protrusion, provided that: (1) when the first protrusion comprises P-type or non-doped silicon, then the second structure or protrusion comprises either non-doped silicon or N-type silicon; and (2) when the first protrusion comprises non-doped silicon, then the second structure or protrusion comprises N-type silicon. Next, TEOS is decomposed with ozone to selectively deposit silicon oxide over the silicon surface and both the first protrusion and the second protrusion, such that a greater thickness of silicon oxide is deposited on the first protrusion than on the second protrusion. Finally, the deposited silicon oxide is etched to remove the oxide from select areas and leave silicon oxide as a layer or as formed spacers of variable thickness around the first protrusion and the second protrusion.
- Another embodiment of the invention is a semiconductor processing method of forming wordlines with an oxide layer or formed spacers of variable thickness. The method of this embodiment comprises providing a silicon-comprising substrate having a surface comprising at least one first wordline comprising P-type silicon and at least one second wordline comprising N-type silicon. Next, TEOS is decomposed with ozone to selectively deposit silicon oxide over the substrate surface and over both the first wordline and the second wordline, such that a greater thickness of silicon oxide is deposited on the first wordline than on the second wordline. Then, the silicon oxide deposited on the substrate during the reaction step is etched to provide a silicon oxide layer or formed spacers of variable thickness around the first wordline and the second wordline.
- Another embodiment of the invention is a semiconductor processing method of forming gates with spacers of variable thickness. The method ofthis embodiment comprises providing a silicon-comprising substrate having a surface comprising at least one first gate comprising P-type silicon-comprising material and at least one second gate comprising N-type silicon-comprising material. Next, TEOS is decomposed with ozone to selectively deposit silicon oxide over the substrate surface and over both the first gate and the second gate, such that a greater thickness of silicon oxide is deposited on the first gate than on the second gate. Then, the silicon oxide deposited on the substrate during the reaction step is etched to leave a silicon oxide layer or formed spacers of variable thickness around the first gate and the second gate.
- Another embodiment of the invention is a memory device comprising at least a first wordline comprising P-type silicon-comprising material and at least a second wordline comprising N-type silicon-comprising material, wherein both the first wordline and the second wordline have nonconductive spacers comprising silicon oxide wherein the nonconductive layer or formed spacer for the first wordline is thicker than the nonconductive layer or spacer for the second wordline.
- Another embodiment of the invention is a multi-gate semiconductor device comprising at least one gate comprising (i) P-type silicon-comprising material, (ii) at least one second gate comprising N-type silicon-comprising material and, (iii) layer or a nonconductive layer or formed spacers around each of the first and second gates, wherein the nonconductive layer or spacer is thicker for the first gate than for the second gate.
- Preferred embodiments of the invention are described below with reference to the following accompanying drawings, which are for illustrative purposes only. Throughout the following views, reference numerals will be used in the drawings, and the same reference numerals will be used throughout the several views and in the description to indicate same or like parts.
- FIG. 1 is a bar graph comparing deposition rates and layer thicknesses for the selective deposition of TEOS decomposed by ozone on siliconomprising substrates that have different conductivities.
- FIG. 2 is a cross-sectional view of a silicon-comprismig substrate having an N-type silicon-comprising protrusion and a P-type silicon-comprising protrusion.
- FIG. 3 shows the substrate of FIG. 2 following selective depositing of silicon oxide.
- FIG. 4 shows the substrate of FIG. 3 following an etch processing step.
- FIG. 5 shows a scanning electromicrograph (SEM) of a silicon substrate demonstrating the selective deposition of silicon oxide onto silicon substrates of different conductivity types.
- In the following detailed description, references are made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that structural, logical and electrical changes may be made without departing from the spirit and scope of the present invention.
- The terms “wafer” or “substrate” used in the following description include any semiconductor-based structure having an exposed polysilicon or other silicon-comprising surface in which to form the silicon oxide deposition layer of this invention. Wafer and substrate are to be understood as including silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when references made to a wafer or substrate in the following description, previous process steps may have been used to form regions or junctions in the base semiconductor structure or foundation.
- FIG. 1 is a bar graph showing selective deposition of silicon oxide using ozone/TEOS on silicon that has been doped with an N-type dopant (arsenic; center bar) or a P-type dopant (boron; right bar) or not doped (left bar) The substrate is composed of a single crystal silicon wafer, which has been implanted with the specified dopant. The surface was subjected to a hydrogen fluoride dip prior to the ozone/TEOS deposition processing. A blanket layer of silicon oxide was deposited on the wafer surface by ozone decomposition of TEOS at a temperature of about 400° C. and a pressure of about 300 torr. Under these reaction conditions, about five liters per minute of oxygen, containing about 10% by weight ozone, and about 350 milligrams per minute of TEOS were supplied to the deposition vessel.
- As shown in FIG. 1, a P-type implant, in this case boron difluoride, in a silicon-comprising substrate (polysilicon) obtains a higher deposition rate (approximately 22% faster) of oxide and reaches a greater deposition thickness for a given time than non-doped silicon. In contrast, an N-type implant, in this case arsenic, in a silicon-comprising substrate (polysilicon) retards the deposition rate (approximately 14% slower) of oxide as compared to non-doped silicon and results in a lower thickness. Similar results are obtained when the N-type implant is phosphorous. As such, the oxide deposits approximately 33% faster on P-type silicon than on N-type silicon. The selectivity effect is more pronounced at higher concentrations of dopant. Additionally, the selectivity increases as the reaction temperature decreases and/or the reaction pressure increases.
- FIGS.2-4 shows a typical embodiment of the process of this invention, in which two non-abutting structures or
protrusions substrate 20 such as single crystal silicon, epitaxial silicon or polysilicon.Protrusion 21 has a P-type dopedsilicon layer 23.Protrusion 22 has an N-type dopedsilicon layer 24.Protrusions metalized film 25, such as tungsten silicide, arrayed atop the dopedpolysilicon layers - The substrate20 (single crystal) and
protrusions silicon oxide layer 30 is deposited over the substrate and protrusions as shown in FIG. 3. At the proper reaction conditions, the silicon oxide will deposit selectively onto the substrate and protrusions in a single process step. The selectivity of this single process step avoids the necessity of masking and performing multiple photolithographic steps to form a suitably thick oxide layer or spacer 30 over the component layers of theprotrusions substrate 20. As shown athicker layer 26 is formed over the P-type layer 23. Anintermediate thickness layer 27 is deposited over non-dopedsilicon substrate 20. Athinner layer 24 is deposited over the N-type silicon layer 24. An intermediate thickness layer 29 is deposited over metalizedsilicide film layer 25. - Appropriate reaction conditions for the selective deposition of silicon oxide over materials with different type doping is similar to the reaction conditions used in conventional methods to obtain selective deposition on silicon versus silicon nitride. Such reaction conditions are known in the art as shown in U.S. Pat. No. 5,665,644, incorporated herein by reference. Typically, the reaction temperature is greater than about 200° C. up to about 500° C., preferably up to about 400° C. Generally, the selectivity of the deposition is more pronounced at lower reaction temperatures. The reaction pressure is at least about 10 torr, preferably at least about 300 torr up to about atmospheric pressure, more preferably up to about 600 torr.
- An exemplary reaction supplies about five liters per minute of oxygen containing about 10% by weight ozone and about 350 milligrams per minute TEOS. The oxygen: ozone ratio may typically vary from about 2 parts oxygen: 1 part ozone to about 20 parts oxygen: 1 part ozone. The ozone: TEOS ratio typically varies from about 0.5:1 to about 200:1. Reaction times will vary depending on the desired thickness of the deposited layer, generally about 2-3 minutes.
- Optionally, the surface to receive the oxide layer may be wet cleaned in a dip prior to depositing the oxide layer. A hydrofluoric acid (HF) wet-clean dip provides a marginal enhancement of the selectivity of the deposition. Other wet-clean dips, such as sulfuiric acid or non-fluorine type etchants, have not been found to enhance the selectivity of the deposition and may negatively affect the subsequent deposition.
- Following the deposition of the
oxide layer 30, the portion of theoxide layer 27 overlying thesubstrate 20 is selectively etched to expose thesubstrate 20, resulting in the structure of FIG. 4 having the oxide layers 26,28 remaining over theprotrusions oxide layer 27 and expose thesubstrate 20. Preferably, the method provides an anisotropic etch. Suitable etching methods include directional methods such as reactive ion etching (RIE). An exemplary etching process is by RIE using a mixture of carbon tetrafluoride (CF4) at a flow of about 15 standard cubic centimeters per minute (sccm), and methylene trifluoride (CHF3) at 25 sccm for thirty seconds at about 200 millitorr and a power of 100 watts. - In one preferred embodiment, the
protrusions layer 23 represents a wordline comprising P-doped silicon andlayer 24 represents a wordline comprising N-doped silicon. These wordlines can be incorporated into a memory unit, such as a dynamic random access memory (DRAM), by any suitable means known in the art. - In another preferred embodiment of the invention, the
protrusions layer 23 in FIG. 2 represents a gate comprising P-doped silicon andlayer 24 represents a gate compsing N-doped polysilicon. - In another embodiment of the invention, blanket layers of oxide using ozone/TEOS deposition processing are deposited over a silicon substrate having differentially doped areas. FIG. 5 is a SEM photomicrograph showing a cross-section of a
silicon substrate 100 upon which this invention has been enacted. Atransistor 114 is disposed on the surface of thesubstrate 100. Theportion 102 ofsubstrate 100 has been doped with a P-type conductivity enhancing dopant such as boron, andportion 104 of thesubstrate 100 has been doped with an N-type dopant such as phosphorus. The intermediate (dark)layer 106 immediately above thesubstrate 100 and thetransistor 114 is anoxide layer 106 formed from an ozone/TEOS deposition. The outermost (white)layer 112 above theoxide layer 106 is a deposited titanium nitride cap layer. As shown in FIG. 5, thesilicon oxide layer 106 deposited as a significantly thicker layer l08 over the P-type dopedportion 102 of thesilicon substrate 100 compared to the thinner layer 110 deposited over the N-type dopedportion 104 of thesilicon substrate 100. - The methods and devices of the current invention are useful whenever semiconductors are fabricated with silicon-comprising regions or structures having different type conductivities. Examples of useful applications include memory arrays, such as DRAM and static random access memory (SRAM), logic circuitry, and combinations of memory and logic, such as a system-on-chip array.
- In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrne of equivalents.
Claims (35)
1. A method for selectively depositing silicon oxide onto a silicon-comprising substrate, the method comprising the steps of:
providing the silicon-comprising substrate having exposed regions of different type conductivity; and
reacting ozone and tetraethylorthosilicate in contact with the substrate to selectively deposit silicon oxide onto the substrate, whereby, compared to exposed regions of non-doped silicon, the silicon oxide deposits at a faster rate on exposed regions of P-type silicon and at a slower rate on exposed regions of N-type silicon.
2. A method for selectively depositing silicon oxide onto a silicon-comprising substrate, the method comprising the steps of:
providing the silicon-comprising substrate having exposed regions of different type conductivity; and
reacting ozone and tetraethylorthosilicate in contact with the substrate to selectively deposit silicon oxide onto the substrate, whereby, compared to exposed regions of non-doped silicon, the silicon oxide deposits at a faster rate on exposed regions of P-type silicon and at a slower rate on exposed regions of N-type silicon, wherein the reaction occurs at a temperature up to about 500° C. and a pressure of at least about 10 torr.
3. The method of claim 2 , wherein the reaction occurs at a temperature up to about 400° C.
4. The method of claim 2 , wherein the reaction occurs at a pressure of at least about 300 tort.
5. A semiconductor processing method of forming spacers of variable thickness, the method comprising the steps of:
providing a silicon-comprising substrate having a surface comprising at least one frrst conductive region comprising either P-type silicon or non-doped silicon and at least one second conductive region, provided that:
(1) when the first conductive region comprises P-type silicon, then the second conductive region comprises either non-doped silicon or N-type silicon; and,
(2) when the first conductive region comprises non-doped silicon, then the second conductive region comprises N-type silicon;
depositing silicon oxide, in a single process step, to form a layer over the silicon-comprising substrate and both the first conductive region and the second conductive region, whereby a greater thickness of silicon oxide is deposited on the first conductive region than on the second conductive region; and
etching the silicon oxide deposited on the substrate to remove silicon oxide from the surface of the substrate, whereby the silicon oxide layers remaining on the first and second conductive regions provides a layer of variable thickness around the first conductive region and the second conductive region.
6. A semiconductor processing method of forming spacers of variable thickness, the method comprising the steps of:
providing a silicon-comprising substrate having a surface comprising at least one first conductive region comprising either P-type silicon or non-doped silicon and at least one second conductive region, provided that:
(1) when the first conductive region comprises P-type silicon, then the second conductive region comprises either non-doped silicon or Ntype silicon; and,
(2) when the first conductive region comprises non-doped silicon, then the second conductive region comprises N-type silicon;
decomposing tetraethylorthosilicate with ozone to selectively deposit silicon oxide over the silicon surface and over both the first conductive region and the second conductive region, whereby a greater thickness of silicon oxide is deposited on the first conductive region than on the second conductive region; and,
etching the silicon oxide deposited on the substrate to remove silicon oxide from the surface of the substrate, whereby the silicon oxide layers remaining on the first and second conductive regions provides a layer of variable thickness around the first conductive region and the second conductive region.
7. A semiconductor processing method of forining spacers of variable thickness, the process comprising the steps of:
providing a silicon-comprising substrate having a surface comprising at least one first conductive region comprising either P-type silicon or non-doped silicon and at least one second conductive region, provided that:
(1) when the first conductive region comprises P-type silicon, then the second conductive region comprises either non-doped silicon or N-type silicon; and,
(2) when the first conductive region comprises non-doped silicon, then the second conductive region comprises N-type silicon;
contacting silicon-comprising substrate with ozone and tetraethylorthosilicate whereby the first conductive region and the second conductive region are in intimate contact with the ozone and the tetraethylorthosilicate;
reacting the ozone and the tetraethylorthosilicate at a temperature up to about 500° C. and a pressure of at least about 10 torr to selectively deposit silicon oxide over the substrate surface and both the first conductive region and the second conductive region, whereby a greater thickness of silicon oxide is deposited on the first conductive region than on the second conductive region; and,
etching the silicon oxide deposited on the substrate to remove silicon oxide from the surface of the substrate, whereby the silicon oxide layers remaining on the first and second conductive regions provides a layer of variable thickness around the first conductive region and the second conductive region.
8. The method of claim 7 , wherein the reaction occurs at a temperature up to about 400° C.
9. The method of claim 7 , wherein the reaction occurs at a pressure of at least about 300 torr.
10. A semiconductor processing method of fonning spacers of variable thickness, the method comprising the steps of:
providing a silicon-comprising substrate having a surface comprising at least one first protrusion comprising either P-type silicon or non-doped silicon and at least one second protrusion, provided that:
(1) when the first protrusion comprises P-type silicon, then the second protrusion comprises either non-doped silicon or N-type silicon; and,
(2) when the first protrusion comprises non-doped silicon, then the second protrusion comprises N-type silicon;
depositing silicon oxide, in a single process step, over the wafer surface and both the first protrusion and the second protrusion, whereby a greater thickness of silicon oxide is deposited on the first protrusion than on the second protrusion; and,
etching the silicon oxide deposited onl the substrate to remove silco oxide from the surface of the substrate, whereby the silicon oxide layers remaining on the first and second protruions provides a layer of variable thickness around the first protrusion and the second protrusion.
11. A semiconductor processing method of forming spacers of variable thickness, the method comprising the steps of:
providing a silicon-comprising substrate having a surface comprising at least one first protrusion comprising either P-type silicon or non-doped silicon and at least one second protrusion, provided that:
(1) when the first protrusion comprises P-type silicon, then the second protrusion comprises either non-doped silicon or N-type silicon;
(2) when the first protusion comprises non-doped silicon, then the second protrusion comprises N-type silicon;
decomposing tetraethylorthosilicate with ozone to selectively deposit silicon oxide over the silicon surface and both the first protrusion and the second protrusion, whereby a greater thickness of silicon oxide is deposited on the first protrusion than on the second protrusion; and,
etching the silicon oxide deposited on the substrate to remove silicon oxide from the surface of the substrate, whereby the silicon oxide layers remaining on the first and second protrusions provides a layer of variable thickness around the first protrusion and the second protrusion.
12. A semiconductor processing method of forming spacers of variable thickness, the method comprising the steps of:
providing a silicon-comprising substrate having a surface comprising at least one first protrusion comprising either P-type silicon or non-doped silicon and at least one second protrusion, provided that:
(1) when the first protrusion comprises P-type silicon then the second protrusion comprises either non-doped silicon or N-type silicon; and,
(2) when the first protrusion comprises non-doped silicon then the second protrusion comprises N-type silicon;
contacting the wafer surface with ozone and tetraethylorthosiicate whereby the first protrusion and the second protrusion are in intimate contact with the ozone and the tetraethylorthosilicate;
decomposing the tetraethylorthosilicate with the ozone to selectively deposit silicon oxide over the wafer surface and both the first protrusion and the second protrusion, whereby a greater thickness of silicon oxide is deposited on the first protrusion than on the second protrusion; and,
etching the silicon oxide deposited on the substrate to remove silicon oxide from the surface of the substrate, whereby the silicon oxide layers remaining on the first and second protrusions provides a layer of variable thickness around the first protrusion and the second protrusion.
13. A semiconductor processing.method of forming spacers of variable thickness, the process comprising the steps of:
providing a silicoi-compnsing substrate having a surface comprising at least one first protrusion comprising either P-type silicon or non-doped silicon and at least one secondprotrusion, provided that:
(1) when the first protrusion comprises P-type silicon then the second protusion comprises either nonoped silicon or N-type silicon; and,
(2) when the first protrusion comprises non-doped silicon, then the second protrusion comprises N-type silicon;
reacting ozone and the TEOS at a temperature up to about 500° C. and a pressure of at least about 10 torr to selectively deposit silicon oxide over the wafer surface and both the first protrusion and the second protrusion, whereby a greater thickness of silicon oxide is deposited on the first protrusion than on the second protrusion; and,
etching the silicon oxide deposited on the substrate to remove silicon oxide from the surface, of the substrate, whereby the silicon oxide layers remaining on the first and second protnisions provides a layer of variable thickness around the firt protrusion and the second protrsion.
14. The method of claim 13 , wherein the reaction occurs at a temperature up to about 400° C.
15. The method of claim 13 , wherein the reaction occurs at a pressure of at least about 300 torr.
16. A semiconductot processing method of forming wordlines with spacers of vanable thickness, the process comprising the steps of:
providing a silicon comprising substrate having a surface comprising at least one first wordline comprising P-type silicon and at least one second wordline comprisnmg N-type silicon, the first and second wordlines being separated on the substrate;
contacting the substrate with &zone and tetraethylorthosilicate whereby the first wordline and the second wordline are in intimate contact with the ozone and the tetraethylorthosilicate;
reacting the ozone and the tetraethylorthosilicate to selectively deposit silicon oxide over the substrate surface and both the first wordline and the second wordline, whereby a greater thickness of silicon oxide is deposited on the first wordline then on the second wordline; and,
etching the silicon oxide deposited on the substrate to remove silicon oxide from the surface of the substrate, whereby the silicon oxide layers remaining on the first and second wordlines provides a layer of variable thickness around the first wordline and the second wordline.
17. A semiconductor processing method of forming wordlines with spacers of varable thickness, the process comprising the steps of:
providing a silicon-comprising substrate having a surface comprising at least one first wordline comprising P-type silicon and at least one second wordline comprising N-type silicon:
reacting ozone and tetraethylorthosilicate at a tenperature up to about 500° C. and a pressure of at least about 10 torr to selectively deposit silicon oxide over the wafer surface and both the first wordline and the second wordline, whereby a greater thickness of silicon oxide is deposited on the first wordline than on the second wordline; and,
etching the silicon oxide deposited on the substrate to remove silicon oxide from the surface of the substrate, whereby the silicon oxide layers remaining on the first and second wordlines provides a layer of variable thickness around the first wordline and the second wordline.
18. The method of claim 11 , wherein the reaction occurs at a temperature up to about 400° C.
19. The method of claim 11 , wherein the reaction occurs at a pressure of at least about 300 torr.
20. A semiconductor processing method of forming dual gate structures with spacers of variable thickness, the process comprising the steps of:
providing a silicon comprising substrate having a surface comprising at least one first gate comprising P-tppe silicon and at least one second gate comprising N-type silicon:
contacting the substrate with ozone and tetraethylorthosilicate whereby the first gate and the second gate are in intimate contact with the ozone and the tetraethylorthosilicate;
reacting the ozone and the tetraethylorthosilicate to selectively deposit silicon oxide over the substrate surface and both the irst gate and the second gate, whereby a greater thickness of silicon oxide is deposited on the first gate than on the second gate; and,
etching the silicon oxide deposited on the substrate to remove silicon oxide from the surface of the substrate, whereby the silicon oxide layers remaining on the first and second gatesprovides a layer of variable thickness around the first gate and the second gate.
21. A semiconductor processing method of forming dual gate structures with spacers of variable thickness, the process comprising the steps of:
providing a silicon comprising substrate having a surface comprising at least one first gate comprising P-type silicon and at least one second gate comprising N-type silicon:
reacting ozone and tetraethylorthosilicate at a temperature up to about 500° C. and a pressure of at least about 10 torr to selectively deposit silicon oxide over the wafer surface and both the first gate and the second gate, whereby a greater thickness of silicon oxide is deposited on the first gate than on the second gate; and,
etching the silicon oxide deposited on the substrate to remove silicon oxide from the surface of the substrate, whereby the silicon oxide layers remaining on the first and second gates provides a layer of variable thickness around the first gate and the second gate.
22. The method of claim 21 , wherein the reaction occursat a temperatiire up to about 400° C.
23. The method of claim 21 , wherein the reaction occurs at a pressure of at least about 300 torr.
24. A semiconductor memory device comprising:
at least one first wordline comprising P-tpe silicon or polysilicon and a first nonconductive silicon oxide layer;
at least one second wordline comprising N-tpe silicon or polysilicon and a second nonconductive silicon layer; and
wherein the first layer is thicker than the second layer.
25. The semiconductor memory device of claim 25 , wherein the first and second spacers are fonmed using tetraethylorthosilicatel ozone deposition in a one step process.
26. The semiconductor memory device of claim 25 , wherein at least one of the first wordline or the second wordline form part of a DRAM array.
27. The semiconductor memory device of claim 25 wherein The DRAM array is part of a system-on-chip.
28. The semiconductor memory device of claim 25 , wherein at least one of the fist wordline or the second wdrdline form part ofan SRAM array.
29. The semiconductor memory device of claim 25 wherein the SRAM array is part of a system-on-chip.
30. A multi-gate semiconductor device comprising:
at least one first P-type gale surrounded by a first nonconductive silicon oxide layer; and
at least one second N-type silicon gate surounded by a second nonconductive silicon oxide layer;
wherein the first nonconductive spacer is thicker than the second nonconductive layer.
31. The multi-gate semiconductor device of claim 30 , wherein the device is part of a logic circuit.
32. The multi-gate semiconductor device of claim 30 , wherein the logic circuit is part of a system-on-chip.
33. A method for forming an oxide layer of varying thickness on a silicon-comprising substrate, comprising the steps of:
providing the silicon-comprising substrate having a surface and comprising at least a first region and a second region of different type conductivities; and
depositing silicon oxide onto the substrate in a single process step, to form an oxide layer over the first and second conductivity regions; whereby the oxide layer overlying the second conductivity region is thicker than the oxide layer overlying the first conductivity region.
34. The method of claim 33 , wherein each of the first and second regions comprise a structure formed on the surface of the substrate, with a portion of the substrate intermediate the structures having the oxide layer deposited thereon; and
the method furer comprises the step of removing the oxide layer overlying the substrate between the first and second structures to expose the surface of the substrate.
35. The method of claim 34 , wherein the first and second structures comprise a silicon-comprising layer of a P-type or N-type conductivity, and an overlying salicide layer;
whereby, when the silicon-comprising layer of the first structure comprises a P-type conductivity, the silicon-comprising layer of the second structure comprises an N-type conductivity; and when the silicon-comprising layer of the first structure comprises an N-type conductivity, the silicon-comprising layer of the second structure comprises a P-type conductivity.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/066,483 US20020098633A1 (en) | 2000-08-31 | 2002-01-31 | Use of selective ozone TEOS oxide to create variable thickness layers and spacers |
US10/925,865 US7214979B2 (en) | 2000-08-31 | 2004-08-25 | Selectively deposited silicon oxide layers on a silicon substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/652,188 US6368986B1 (en) | 2000-08-31 | 2000-08-31 | Use of selective ozone TEOS oxide to create variable thickness layers and spacers |
US10/066,483 US20020098633A1 (en) | 2000-08-31 | 2002-01-31 | Use of selective ozone TEOS oxide to create variable thickness layers and spacers |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/652,188 Division US6368986B1 (en) | 2000-08-31 | 2000-08-31 | Use of selective ozone TEOS oxide to create variable thickness layers and spacers |
US09/955,503 Division US6617230B2 (en) | 2000-08-31 | 2001-09-18 | Use of selective ozone teos oxide to create variable thickness layers and spacers |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/925,865 Continuation US7214979B2 (en) | 2000-08-31 | 2004-08-25 | Selectively deposited silicon oxide layers on a silicon substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020098633A1 true US20020098633A1 (en) | 2002-07-25 |
Family
ID=24615853
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/652,188 Expired - Lifetime US6368986B1 (en) | 2000-08-31 | 2000-08-31 | Use of selective ozone TEOS oxide to create variable thickness layers and spacers |
US09/955,503 Expired - Lifetime US6617230B2 (en) | 2000-08-31 | 2001-09-18 | Use of selective ozone teos oxide to create variable thickness layers and spacers |
US10/066,483 Abandoned US20020098633A1 (en) | 2000-08-31 | 2002-01-31 | Use of selective ozone TEOS oxide to create variable thickness layers and spacers |
US10/925,865 Expired - Lifetime US7214979B2 (en) | 2000-08-31 | 2004-08-25 | Selectively deposited silicon oxide layers on a silicon substrate |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/652,188 Expired - Lifetime US6368986B1 (en) | 2000-08-31 | 2000-08-31 | Use of selective ozone TEOS oxide to create variable thickness layers and spacers |
US09/955,503 Expired - Lifetime US6617230B2 (en) | 2000-08-31 | 2001-09-18 | Use of selective ozone teos oxide to create variable thickness layers and spacers |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/925,865 Expired - Lifetime US7214979B2 (en) | 2000-08-31 | 2004-08-25 | Selectively deposited silicon oxide layers on a silicon substrate |
Country Status (1)
Country | Link |
---|---|
US (4) | US6368986B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6605501B1 (en) * | 2002-06-06 | 2003-08-12 | Chartered Semiconductor Manufacturing Ltd. | Method of fabricating CMOS device with dual gate electrode |
US20040087090A1 (en) * | 2002-10-31 | 2004-05-06 | Grudowski Paul A. | Semiconductor fabrication process using transistor spacers of differing widths |
US20060261389A1 (en) * | 2002-08-28 | 2006-11-23 | Micron Technology, Inc. | Systems and methods for forming zirconium and/or hafnium-containing layers |
US20100163947A1 (en) * | 2008-12-26 | 2010-07-01 | Lee Jong-Ho | Method for fabricating pip capacitor |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6503851B2 (en) * | 2000-08-31 | 2003-01-07 | Micron Technology, Inc. | Use of linear injectors to deposit uniform selective ozone TEOS oxide film by pulsing reactants on and off |
US6368986B1 (en) * | 2000-08-31 | 2002-04-09 | Micron Technology, Inc. | Use of selective ozone TEOS oxide to create variable thickness layers and spacers |
US7105431B2 (en) * | 2003-08-22 | 2006-09-12 | Micron Technology, Inc. | Masking methods |
US7354631B2 (en) | 2003-11-06 | 2008-04-08 | Micron Technology, Inc. | Chemical vapor deposition apparatus and methods |
US7115524B2 (en) | 2004-05-17 | 2006-10-03 | Micron Technology, Inc. | Methods of processing a semiconductor substrate |
DE102004028031A1 (en) * | 2004-06-09 | 2006-01-05 | Infineon Technologies Ag | Selective coating method used in the semiconductor industry comprises preparing a substrate, covering predetermined surface regions of a surface with a mask, inserting a coating controlling agent and catalytically depositing a thin layer |
JP4444027B2 (en) * | 2004-07-08 | 2010-03-31 | 富士通マイクロエレクトロニクス株式会社 | N-channel MOS transistor and CMOS integrated circuit device |
US7371361B2 (en) * | 2004-11-03 | 2008-05-13 | Kellogg Brown & Root Llc | Maximum reaction rate converter system for exothermic reactions |
JP4746332B2 (en) * | 2005-03-10 | 2011-08-10 | Okiセミコンダクタ株式会社 | Manufacturing method of semiconductor device |
US7612411B2 (en) * | 2005-08-03 | 2009-11-03 | Walker Andrew J | Dual-gate device and method |
US20090080258A1 (en) * | 2007-09-21 | 2009-03-26 | Walker Andrew J | Erase method in thin film nonvolatile memory |
KR102377376B1 (en) | 2015-06-26 | 2022-03-21 | 어플라이드 머티어리얼스, 인코포레이티드 | Selective Deposition of Silicon Oxide Films |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4470852A (en) * | 1982-09-03 | 1984-09-11 | Ncr Corporation | Method of making CMOS device and contacts therein by enhanced oxidation of selectively implanted regions |
US4717678A (en) * | 1986-03-07 | 1988-01-05 | International Business Machines Corporation | Method of forming self-aligned P contact |
US5399513A (en) * | 1989-06-27 | 1995-03-21 | National Semiconductor Corporation | Salicide compatible CMOS process with a differential oxide implant mask |
US5665644A (en) * | 1995-11-03 | 1997-09-09 | Micron Technology, Inc. | Semiconductor processing method of forming electrically conductive interconnect lines and integrated circuitry |
US5855957A (en) * | 1997-02-18 | 1999-01-05 | Watkins-Johnson Company | Optimization of SiO2 film conformality in atmospheric pressure chemical vapor deposition |
US5882993A (en) * | 1996-08-19 | 1999-03-16 | Advanced Micro Devices, Inc. | Integrated circuit with differing gate oxide thickness and process for making same |
US6050506A (en) * | 1998-02-13 | 2000-04-18 | Applied Materials, Inc. | Pattern of apertures in a showerhead for chemical vapor deposition |
US6090693A (en) * | 1996-10-31 | 2000-07-18 | Micron Technology, Inc. | Transistors having controlled conductive spacers, uses of such transistors and methods of making such transistors |
US6121086A (en) * | 1998-06-17 | 2000-09-19 | Hitachi, Ltd. | Method of manufacturing a semiconductor integrated circuit device and a semiconductor integrated circuit device |
US6149974A (en) * | 1997-05-05 | 2000-11-21 | Applied Materials, Inc. | Method for elimination of TEOS/ozone silicon oxide surface sensitivity |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69211329T2 (en) * | 1992-03-27 | 1996-11-28 | Ibm | Method for producing pseudo-planar thin-film PFET devices and structure produced thereby |
JPH06283526A (en) | 1993-03-25 | 1994-10-07 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
US5851900A (en) * | 1997-04-28 | 1998-12-22 | Mosel Vitelic Inc. | Method of manufacturing a shallow trench isolation for a semiconductor device |
US6051881A (en) * | 1997-12-05 | 2000-04-18 | Advanced Micro Devices | Forming local interconnects in integrated circuits |
US6121651A (en) * | 1998-07-30 | 2000-09-19 | International Business Machines Corporation | Dram cell with three-sided-gate transfer device |
JP4068746B2 (en) * | 1998-12-25 | 2008-03-26 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit device |
WO2000060659A1 (en) | 1999-04-02 | 2000-10-12 | Silicon Valley Group, Thermal Systems Llc | Improved trench isolation process to deposit a trench fill oxide prior to sidewall liner oxidation growth |
JP4149095B2 (en) * | 1999-04-26 | 2008-09-10 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor integrated circuit device |
US6503851B2 (en) | 2000-08-31 | 2003-01-07 | Micron Technology, Inc. | Use of linear injectors to deposit uniform selective ozone TEOS oxide film by pulsing reactants on and off |
US6368986B1 (en) | 2000-08-31 | 2002-04-09 | Micron Technology, Inc. | Use of selective ozone TEOS oxide to create variable thickness layers and spacers |
-
2000
- 2000-08-31 US US09/652,188 patent/US6368986B1/en not_active Expired - Lifetime
-
2001
- 2001-09-18 US US09/955,503 patent/US6617230B2/en not_active Expired - Lifetime
-
2002
- 2002-01-31 US US10/066,483 patent/US20020098633A1/en not_active Abandoned
-
2004
- 2004-08-25 US US10/925,865 patent/US7214979B2/en not_active Expired - Lifetime
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4470852A (en) * | 1982-09-03 | 1984-09-11 | Ncr Corporation | Method of making CMOS device and contacts therein by enhanced oxidation of selectively implanted regions |
US4717678A (en) * | 1986-03-07 | 1988-01-05 | International Business Machines Corporation | Method of forming self-aligned P contact |
US5399513A (en) * | 1989-06-27 | 1995-03-21 | National Semiconductor Corporation | Salicide compatible CMOS process with a differential oxide implant mask |
US5665644A (en) * | 1995-11-03 | 1997-09-09 | Micron Technology, Inc. | Semiconductor processing method of forming electrically conductive interconnect lines and integrated circuitry |
US5882993A (en) * | 1996-08-19 | 1999-03-16 | Advanced Micro Devices, Inc. | Integrated circuit with differing gate oxide thickness and process for making same |
US6090693A (en) * | 1996-10-31 | 2000-07-18 | Micron Technology, Inc. | Transistors having controlled conductive spacers, uses of such transistors and methods of making such transistors |
US5855957A (en) * | 1997-02-18 | 1999-01-05 | Watkins-Johnson Company | Optimization of SiO2 film conformality in atmospheric pressure chemical vapor deposition |
US6149974A (en) * | 1997-05-05 | 2000-11-21 | Applied Materials, Inc. | Method for elimination of TEOS/ozone silicon oxide surface sensitivity |
US6050506A (en) * | 1998-02-13 | 2000-04-18 | Applied Materials, Inc. | Pattern of apertures in a showerhead for chemical vapor deposition |
US6121086A (en) * | 1998-06-17 | 2000-09-19 | Hitachi, Ltd. | Method of manufacturing a semiconductor integrated circuit device and a semiconductor integrated circuit device |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6605501B1 (en) * | 2002-06-06 | 2003-08-12 | Chartered Semiconductor Manufacturing Ltd. | Method of fabricating CMOS device with dual gate electrode |
US20060261389A1 (en) * | 2002-08-28 | 2006-11-23 | Micron Technology, Inc. | Systems and methods for forming zirconium and/or hafnium-containing layers |
US9184061B2 (en) * | 2002-08-28 | 2015-11-10 | Micron Technology, Inc. | Systems and methods for forming zirconium and/or hafnium-containing layers |
US20040087090A1 (en) * | 2002-10-31 | 2004-05-06 | Grudowski Paul A. | Semiconductor fabrication process using transistor spacers of differing widths |
US6864135B2 (en) * | 2002-10-31 | 2005-03-08 | Freescale Semiconductor, Inc. | Semiconductor fabrication process using transistor spacers of differing widths |
US20100163947A1 (en) * | 2008-12-26 | 2010-07-01 | Lee Jong-Ho | Method for fabricating pip capacitor |
US8039355B2 (en) * | 2008-12-26 | 2011-10-18 | Dongbu Hitek Co., Ltd. | Method for fabricating PIP capacitor |
Also Published As
Publication number | Publication date |
---|---|
US6368986B1 (en) | 2002-04-09 |
US20050035418A1 (en) | 2005-02-17 |
US6617230B2 (en) | 2003-09-09 |
US20020025666A1 (en) | 2002-02-28 |
US7214979B2 (en) | 2007-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5817562A (en) | Method for making improved polysilicon FET gate electrode structures and sidewall spacers for more reliable self-aligned contacts (SAC) | |
US7718495B2 (en) | Methods of forming integrated circuitry, methods of forming memory circuitry, and methods of forming field effect transistors | |
US5192714A (en) | Method of manufacturing a multilayered metallization structure in which the conductive layer and insulating layer are selectively deposited | |
US6943078B1 (en) | Method and structure for reducing leakage current in capacitors | |
US5639689A (en) | Method for fabricating storage electrode of semiconductor device | |
US6617230B2 (en) | Use of selective ozone teos oxide to create variable thickness layers and spacers | |
US6150209A (en) | Leakage current reduction of a tantalum oxide layer via a nitrous oxide high density annealing procedure | |
US5554566A (en) | Method to eliminate polycide peeling | |
US5591664A (en) | Method of increasing the capacitance area in DRAM stacked capacitors using a simplified process | |
KR950003937B1 (en) | Semiconductor device and making method thereof | |
US5700699A (en) | Method for fabricating a polycrystal silicon thin film transistor | |
US5501998A (en) | Method for fabricating dynamic random access memory cells having vertical sidewall stacked storage capacitors | |
US5580806A (en) | Method of fabricating a buried contact structure for SRAM | |
JP2000058483A (en) | Manufacture of semiconductor device | |
US6602807B2 (en) | Use of linear injectors to deposit uniform selective ozone TEOS oxide film by pulsing reactants on and off | |
US6882017B2 (en) | Field effect transistors and integrated circuitry | |
US5960295A (en) | Method for fabricating a storage plate of a semiconductor capacitor | |
GB2285338A (en) | Method for fabricating capacitor | |
US6455329B1 (en) | Method for fabricating a capacitor in a semiconductor device | |
US6277698B1 (en) | Method of manufacturing semiconductor devices having uniform, fully doped gate electrodes | |
US6191016B1 (en) | Method of patterning a layer for a gate electrode of a MOS transistor | |
KR970011502B1 (en) | Thin film transistor manufacturing method | |
KR20050051177A (en) | Method for fabricating transistor of semiconductor device | |
JPH05144934A (en) | Manufacture of semiconductor device | |
KR980006301A (en) | How to make dyram |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |