US20020075080A1 - VCO gain self-calibration for low voltage phase lock-loop applications - Google Patents

VCO gain self-calibration for low voltage phase lock-loop applications Download PDF

Info

Publication number
US20020075080A1
US20020075080A1 US09/735,699 US73569900A US2002075080A1 US 20020075080 A1 US20020075080 A1 US 20020075080A1 US 73569900 A US73569900 A US 73569900A US 2002075080 A1 US2002075080 A1 US 2002075080A1
Authority
US
United States
Prior art keywords
vco
gain
signal
pll
center frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/735,699
Other versions
US6552618B2 (en
Inventor
Dale Nelson
Lizhong Sun
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Nokia of America Corp
Original Assignee
Lucent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lucent Technologies Inc filed Critical Lucent Technologies Inc
Priority to US09/735,699 priority Critical patent/US6552618B2/en
Assigned to LUCENT TECHNOLOGIES INC. reassignment LUCENT TECHNOLOGIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NELSON, DALE H., SUN, LIZHONG
Publication of US20020075080A1 publication Critical patent/US20020075080A1/en
Application granted granted Critical
Publication of US6552618B2 publication Critical patent/US6552618B2/en
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: AGERE SYSTEMS LLC, LSI CORPORATION
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AGERE SYSTEMS LLC
Assigned to AGERE SYSTEMS LLC, LSI CORPORATION reassignment AGERE SYSTEMS LLC TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Definitions

  • the present invention relates to electronics, and specifically to phase-lock loop circuits.
  • a phase-lock loop is a circuit that generates a periodic output signal having a constant phase relationship with respect to a periodic input signal.
  • PLLs are widely used in many types of measurement, microprocessor, and communication applications.
  • a typical PLL incorporates a voltage-controlled oscillator (VCO).
  • VCO is a device that generates a periodic output signal having a frequency that is a function of the VCO input voltage.
  • VCOs are typically designed to operate over a wide range of application frequencies, and over a wide range of process and temperature variation. Of particular interest are the VCO operating characteristics of frequency range and gain.
  • VCO gain K O
  • PLL jitter can be reduced by decreasing the gain of the VCO, K O , while increasing the charge pump current at the same time, if charge pump up and down currents are well matched.
  • the present invention includes a process for calibrating gain of a voltage-controlled oscillator (VCO) in a phase-locked loop (PLL) circuit.
  • VCO voltage-controlled oscillator
  • PLL phase-locked loop
  • the VCO has a plurality of input voltage versus output frequency operating curves.
  • the method includes a selecting one of the VCO operating curves and determining VCO gain using the selected operating curve. If the value of VCO gain is not within a predetermined range, the VCO gain is adjusted and the process of selecting an operating curve and determining VCO gain is repeated.
  • Another aspect of the present invention includes a PLL circuit having a VCO.
  • the VCO receives a loop-filter voltage signal and provides a PLL output signal.
  • the VCO also has a VCO gain and a VCO center frequency which are automatically calibrated during a calibration phase.
  • FIG. 1 is a functional block diagram of a conventional charge-pump phase-lock loop (PLL);
  • FIGS. 2A and 2B are graphs depicting exemplary sets of VCO operating curves
  • FIG. 3 is a functional block diagram of a self-calibrating PLL circuit in accordance with the present invention.
  • FIG. 4 is a functional block diagram of an exemplary embodiment of a VCO gain calibration portion of a phase-locked loop in accordance with the present invention
  • FIG. 5 is a circuit diagram of an exemplary embodiment of a voltage to current conversion portion of a VCO in accordance with the present invention.
  • FIG. 6 is a flow diagram of an exemplary process for calibrating a PLL circuit in accordance with the present invention.
  • FIG. 1 is a functional block diagram of a conventional charge-pump phase-lock loop (PLL).
  • Phase/frequency detector (PFD) 2 compares the phase of the input signal, F IN to the phase of the feedback signal F FB and generates an error signal.
  • the error signal is either an up signal or a down signal.
  • An up signal indicate that the phase of F IN leads the phase of F FB .
  • a down signal indicates that the phase of F FB leads the phase of F IN .
  • the width of the error signal pulse indicates the magnitude of the difference between the phase of F IN and the phase of F FB .
  • Charge pump 4 generates an amount of charge equivalent (in magnitude and polarity) to the error signal provided by PFD 2 . Depending upon the polarity of the error signal (up or down), the charge is either added to or subtracted from the capacitors in loop filter 6 .
  • Loop filter 6 operates as an integrator that accumulates the net charge from charge pump 4 . Loop filter 6 is exemplary, other, more sophisticated loop filters are also possible.
  • the resulting loop_filter voltage, V LF is applied to voltage controlled oscillator (VCO) 8 .
  • PLL output signal, F OUT is used to generate the feedback signal, F FB , for the PLL circuit in FIG. 1.
  • feedback divider 10 and input divider 12 may be placed in the feedback and input paths, respectively, if the frequency of the output signal, F OUT , is to be either a fraction or a multiple of the frequency of the input signal, F IN .
  • the divide by value is a real number, thus, if no division is desired, a divide by value of one is implemented.
  • the present invention is not limited to charge pump PLL's. Rather, the present invention may be implemented for almost any PLL having a phase/frequency detector, an integrating loop filter, and a VCO.
  • FIGS. 2A and 2B are graphs depicting exemplary sets of VCO operating curves.
  • VCO gain, K O is defined as the ratio of output frequency over input voltage. Dividing values in hardware and software is well known in the art, accordingly determining VCO gain by dividing output frequency by input voltage may be accomplished by any such hardware or software technique. Relative gain may be determined by comparing the slopes of the operating curves. For example, the slopes of the set of operating curves in FIG. 2A is less than (i.e., less steep) the slopes of the set of operating curves in FIG. 2B, for all values of L. Thus, the gain of the VCO represented by FIG. 2B is greater than the gain of the VCO represented by FIG. 2A.
  • VCO gain, K O may vary with the value of L for the same VCO.
  • a self trimming (i.e., self-calibrating) PLL circuit that automatically selects an appropriate VCO operating curve in order to meet operating frequency requirements, is described in U.S. Pat. No. 5,942,949 issued to Wilson et al. (hereinafter referred to as “Wilson et al.”).
  • the Wilson et al. patent does not address automatic self-calibration of VCO gain, K O .
  • changing the value of L can also change the value of VCO gain, K O .
  • FIG. 3 is a functional block diagram of a self-calibrating PLL circuit in accordance with the present invention.
  • the PLL circuit generally designated 300 , comprises phase/frequency detector 20 , charge pump 22 , VCO 24 , input divider 36 , and feedback divider 38 , which are analogous to the corresponding components of the PLL in FIG. 1. Additionally, circuit 300 comprises VCO center frequency calibration portion 26 , loop-filter portion 28 , VCO gain calibration portion 30 , and switches SW 1 and SW 2 . Circuit 300 automatically calibrates VCO 24 , during a calibration phase, by selecting an appropriate VCO operating curve and VCO gain, K O . Automatic calibration may occur when the PLL is powered on, or at in response to a calibration trigger signal. The selected VCO operating curve and VCO gain, K O , are used during normal operations.
  • V REF reference voltage
  • VCO 24 the reference voltage
  • V REF the reference voltage
  • the functions of switches SW 1 and SW 2 are incorporated inside the VCO and controlled by any appropriate control signal.
  • state machine 32 In operation, during the calibration phase, state machine 32 generates a sequence of VCO center frequency control signals, L, which is provided to VCO 24 to sequentially select different VCO operating curves.
  • the sequence of VCO center frequency control signals, L is also provide to VCO gain calibration portion 30 .
  • V REF reference voltage
  • V REF applied to VCO 24
  • VCO 24 With reference voltage, V REF , applied to VCO 24 , for each VCO operating curve selected, VCO 24 generates an output signal, F OUT , having a constant frequency.
  • Output signal, F OUT is provided to frequency detector (FD) 34 .
  • FD 34 also receives the input signal from divider 36 , R.
  • FD 34 is analogous to PFD 20 , except that FD 34 detects a difference in frequency rather than phase.
  • FD 34 generates up and down error signals, which are accumulated by state machine 32 . Because the frequency of F OUT provided to FD 34 is constant, FD 34 will eventually provide either a maximum up or down value to state machine 32 , depending upon whether the frequency of the feedback signal, V, is greater than or less than the frequency of the input signal at the output of divider 36 , R.
  • state machine 32 may identify the two VCO operating curves that have center frequencies just above and just below the frequency of the input signal R. Either one of these two operating curves may be selected for use during normal PLL operations.
  • state machine 32 performs a linear search algorithm in which the values of the center frequency control value, L, are selected linearly starting at one end of the range of possible values (e.g., 0) and proceeding to the other end of the range until the error signal provided by FD 34 changes polarity.
  • a binary search algorithm is performed such that each new value of L is selected midway between two previously selected values that yielded opposing error signal values, until two consecutive values of L are detected that yield opposing error signal values.
  • VCO gain, K O is calibrated.
  • VCO center frequency signal, L is provided to the VCO gain calibration portion 30 .
  • VCO gain calibration portion 30 uses this value of L to determine the value of VCO gain, K O , for the corresponding operating curve.
  • VCO gain, K O is determined by comparing L to a preset corresponding value of K O .
  • VCO gain calibration portion 30 is programmed with corresponding values of L and K O for determining if K O is within a desired range. If the value of K O is not within preset limits, VCO gain calibration portion 30 provides VCO 24 with a VCO gain calibration signal, K for adjusting K O .
  • K O changes, the center frequency also changes, thus center frequency calibration is then restarted using the latest value of K. The process of repeated until satisfactory values of L and K O are obtained.
  • switches SW 1 is closed and SW 2 is opened to enable normal PLL operations using the VCO operating curve and value of VCO gain selected during the calibration phase.
  • signals L and K are digital signals
  • VCO 24 comprises a digital to analog converter for converting L to an analog signal.
  • a digital to analog converter separate from VCO 24 , converts L to an analog signal prior to being provided to VCO 24 .
  • FIG. 4 is a functional block diagram of an exemplary embodiment of a VCO gain calibration portion of a phase-locked loop in accordance with the present invention.
  • Decoder 40 receives the VCO center frequency calibration signal, L.
  • decoder 40 decodes L to determine if K O is within range.
  • Trigger signal 48 indicates that an iteration of automatic VCO center frequency calibration has completed.
  • Decoder 40 is preset with predetermined values of L which are used to determine if L is in range. Thus, for example, if a value of L indicates that K O is too high (by comparing to the preset values) decoder 40 provides D flip-flops 42 with a decoder output signal. This decoder output signal is also provided to edge detector 46 .
  • edge detector 46 Responsive to the decoder output signal sent by decoder 40 , edge detector 46 sends a restart signal to restart the VCO center frequency calibration process.
  • edge detector 46 Each time the D flip-flops 42 receive a decoder output signal from decoder 40 , the value of K, which is sent to VCO 24 , is incremented.
  • K ⁇ 0> corresponds to bit zero of the digital word K
  • K ⁇ 1> corresponds to bit one of the digital word K.
  • FIG. 5 is a circuit diagram of an exemplary embodiment of a voltage to current conversion portion of a VCO in accordance with the present invention.
  • transistor, M 1 , and resistor, R 1 provide voltage-controlled transconductance.
  • the gain of a VCO is proportional to transconductance.
  • inverter 50 provides a digital value of zero to transistor M 3 . This decreases the value of transconductance by increasing the resistance between node C and ground.
  • transistor M 4 is turned on, which causes more current to flow through transistors M 2 and M 4 to ground. Therefore, less current is provided to the current-controlled oscillator (ICO) portion of VCO 24 . Accordingly, the gain of VCO 24 is decreased.
  • the circuit shown in FIG. 5 may be replicated to accommodate each bit of the digital word K.
  • FIG. 6 is a flow diagram of an exemplary process for calibrating a PLL circuit in accordance with the present invention.
  • the flow diagram in FIG. 6 is described with reference to FIGS. 3 and 4.
  • VCO center frequency calibration is performed.
  • switches SW 1 is opened and SW 2 is closed.
  • V REF is provided to VCO 24 .
  • VCO Center frequency calibration is performed in step 58 .
  • state machine 32 generates a sequence of VCO center frequency control signals, L, which is provided to VCO 24 to sequentially select different VCO operating curves.
  • V REF reference voltage
  • VCO 24 With reference voltage, V REF , applied to VCO 24 , for each VCO operating curve selected, VCO 24 generates an output signal, F OUT , having a constant frequency.
  • Output signal, F OUT is provided to frequency detector (FD) 34 .
  • FD 34 also receives the input signal from divider 36 , R.
  • FD 34 is analogous to PFD 20 , except that FD 34 detects a difference in frequency rather than phase.
  • FD 34 generates up and down error signals, which are accumulated by state machine 32 . Because the frequency of F OUT provided to FD 34 is constant, FD 34 will eventually provide either a maximum up or down value to state machine 32 , depending upon whether the frequency of the feedback signal, V, is greater than or less than the frequency of the input signal at the output of divider 36 , R.
  • the desired frequency of the VCO output signal, F OUT is the frequency of the input signal R.
  • state machine 32 may identify the two VCO operating curves that have center frequencies just above and just below the frequency of the input signal R. Either one of these two operating curves may be selected for use during normal PLL operations.
  • state machine 32 performs a linear search algorithm in which the values of the center frequency control value, L, are selected linearly starting at one end of the range of possible values (e.g., 0) and proceeding to the other end of the range until the error signal provided by FD 34 changes polarity.
  • state machine 32 performs a binary search algorithm such that each new value of L is selected midway between two previously selected values that yielded opposing error signal values, until two consecutive values of L are detected that yield opposing error signal values.
  • the present value of the digital control word, L is provided to the VCO gain calibration portion 30 , in step 60 .
  • Digital control word, L is received by decoder 40 .
  • This value of L is used to determine the value of VCO gain, K O , for the corresponding operating curve.
  • VCO gain, K O is determined by comparing L to a preset corresponding value of K O .
  • VCO decoder 40 is programmed with corresponding values of L and K O for determining if K O is within a desired range.
  • VCO gain is determined and compared with preset limits in step 62 . As shown in steps 62 and 70 , if the value of K O is above a threshold value, VCO gain is reduced. In an alternate embodiment of the invention, VCO gain is checked to determine if it is below a threshold value (i.e., too low), and increased accordingly.
  • VCO gain calibration portion 30 provides VCO 24 with a VCO gain calibration signal, K for adjusting K O .
  • Another iteration of VCO center frequency calibration is then performed as indicated in step 58 . This process is repeated until satisfactory values of L and K O are obtained.
  • step 64 The values of L and VCO gain resulting from the calibration process are used during normal PLL operations, as indicated in step 64 .
  • Switches SW 1 and SW 2 are configured for normal operations, as indicated in step 66 . That is, SW 1 is closed and SW 2 is opened.
  • step 68 the calibrated PLL circuit is in normal operation.
  • loop-back voltage, V LF is provided to VCO 24 .
  • the present invention provides advantages over the PLLs of the prior art because the VCO is calibrated automatically to the appropriate operating curve and gain at power up. Reducing VCO gain, K O , variation through self-calibration helps maintain low variation in PLL bandwidth. This is important for stable loop dynamics. Reducing VCO gain also helps minimizes the output phase noise.
  • the VCO is not permanently calibrated, the PLL can be used for different applications operating at different nominal frequencies and gain values. Each time the PLL is powered up, the VCO will be calibrated to the current appropriate settings. In addition, the PLL automatic calibration operations may be repeated whenever an appropriate reset signal is applied to the PLL.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

A phase-locked loop (PLL) circuit having a voltage-controlled oscillator (VCO) is automatically calibrated for VCO center frequency and VCO gain during power up or responsive to a calibration signal. The VCO has several input voltage versus output frequency operating curves. During a calibration phase, proper VCO center frequency is selected by selecting one of the operating curves. VCO gain is then determined using the selected VCO operating curve. If the value of VCO gain is not within predetermined limits, VCO gain is adjusted accordingly, and the process of selecting a VCO operating curve and determining VCO gain is repeated.

Description

    FIELD OF THE INVENTION
  • The present invention relates to electronics, and specifically to phase-lock loop circuits. [0001]
    • BACKGROUND OF THE INVENTION
  • A phase-lock loop (PLL) is a circuit that generates a periodic output signal having a constant phase relationship with respect to a periodic input signal. PLLs are widely used in many types of measurement, microprocessor, and communication applications. A typical PLL incorporates a voltage-controlled oscillator (VCO). A VCO is a device that generates a periodic output signal having a frequency that is a function of the VCO input voltage. VCOs are typically designed to operate over a wide range of application frequencies, and over a wide range of process and temperature variation. Of particular interest are the VCO operating characteristics of frequency range and gain. [0002]
  • In order to span a wide range of operating frequencies, a common practice is to increase VCO gain, K[0003] O. However, the larger the KO, the larger the sensitivity of the VCO to its input modulation noise, which includes charge pump noise, loop filter noise, and ripple noise. The ripple noise is due to the possible mismatching between the charge pump up and down currents and the charge sharing effect. PLL jitter can be reduced by decreasing the gain of the VCO, KO, while increasing the charge pump current at the same time, if charge pump up and down currents are well matched.
  • One approach of reducing K[0004] O while at the same time spanning a wide frequency range is to break a wide range tuning curve into a number of narrower, overlapping range sections as described in U.S. Pat. No. 5,942,949, issued to Wilson et al. However, in deep submicron processes, the VCO gain can have a relatively high dependence on the process due to the variation in resistor, capacitor and transistor threshold voltages. Based on a simulation, it has been shown that KO can vary over processing by a factor of 8:1. The variation is also greatly influenced by the VCO structure and targeted frequency range. The conventional center frequency auto-calibration scheme, as described in U.S. Pat. No. 5,942,949, fails to limit the variation of KO caused by the process variation and by the frequency range over which it operates. This KO variation problem may degrade the loop stability margin and jitter performance.
    • SUMMARY OF THE INVENTION
  • The present invention includes a process for calibrating gain of a voltage-controlled oscillator (VCO) in a phase-locked loop (PLL) circuit. The VCO has a plurality of input voltage versus output frequency operating curves. The method includes a selecting one of the VCO operating curves and determining VCO gain using the selected operating curve. If the value of VCO gain is not within a predetermined range, the VCO gain is adjusted and the process of selecting an operating curve and determining VCO gain is repeated. [0005]
  • Another aspect of the present invention includes a PLL circuit having a VCO. The VCO receives a loop-filter voltage signal and provides a PLL output signal. The VCO also has a VCO gain and a VCO center frequency which are automatically calibrated during a calibration phase.[0006]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention is best understood from the following detailed description when read in connection with the accompanying drawing. The various features of the drawings are not to scale. On the contrary, the dimensions of the various features may arbitrarily be expanded or reduced for clarity. Included in the drawing are the following figures: [0007]
  • FIG. 1 (Prior Art) is a functional block diagram of a conventional charge-pump phase-lock loop (PLL); [0008]
  • FIGS. 2A and 2B are graphs depicting exemplary sets of VCO operating curves; [0009]
  • FIG. 3 is a functional block diagram of a self-calibrating PLL circuit in accordance with the present invention; [0010]
  • FIG. 4 is a functional block diagram of an exemplary embodiment of a VCO gain calibration portion of a phase-locked loop in accordance with the present invention; [0011]
  • FIG. 5 is a circuit diagram of an exemplary embodiment of a voltage to current conversion portion of a VCO in accordance with the present invention; and [0012]
  • FIG. 6 is a flow diagram of an exemplary process for calibrating a PLL circuit in accordance with the present invention.[0013]
    • DETAILED DESCRIPTION
  • FIG. 1 is a functional block diagram of a conventional charge-pump phase-lock loop (PLL). Phase/frequency detector (PFD) [0014] 2 compares the phase of the input signal, FIN to the phase of the feedback signal FFB and generates an error signal. The error signal is either an up signal or a down signal. An up signal indicate that the phase of FIN leads the phase of FFB. A down signal indicates that the phase of FFB leads the phase of FIN. The width of the error signal pulse indicates the magnitude of the difference between the phase of FIN and the phase of FFB.
  • [0015] Charge pump 4 generates an amount of charge equivalent (in magnitude and polarity) to the error signal provided by PFD 2. Depending upon the polarity of the error signal (up or down), the charge is either added to or subtracted from the capacitors in loop filter 6. Loop filter 6 operates as an integrator that accumulates the net charge from charge pump 4. Loop filter 6 is exemplary, other, more sophisticated loop filters are also possible. The resulting loop_filter voltage, VLF, is applied to voltage controlled oscillator (VCO) 8. PLL output signal, FOUT, is used to generate the feedback signal, FFB, for the PLL circuit in FIG. 1.
  • Optionally, feedback divider [0016] 10 and input divider 12 may be placed in the feedback and input paths, respectively, if the frequency of the output signal, FOUT, is to be either a fraction or a multiple of the frequency of the input signal, FIN. The divide by value is a real number, thus, if no division is desired, a divide by value of one is implemented.
  • It is emphasized that the present invention is not limited to charge pump PLL's. Rather, the present invention may be implemented for almost any PLL having a phase/frequency detector, an integrating loop filter, and a VCO. [0017]
  • FIGS. 2A and 2B are graphs depicting exemplary sets of VCO operating curves. VCO's are often designed for a wide range of applications (e.g., wide range of frequencies and gain). Accordingly, VCO's are often have a number of operating curves (i.e., input voltage versus output frequency). The frequency range of any one curve is only a portion of the total operating range of the VCO. For example, the operating frequency range for the VCO depicted in FIG. 2A ranges form f[0018] MIN to fMAX. Yet, the frequency range for the operating curve corresponding to L=000 ranges from fMIN to f1. A center frequency control signal, L, is used to select one of the operating curves. The process of selecting a VCO operating curve is often referred to as trimming.
  • For low noise PLL applications, it is advantageous to implement a VCO with a relatively low gain. VCO gain, K[0019] O, is defined as the ratio of output frequency over input voltage. Dividing values in hardware and software is well known in the art, accordingly determining VCO gain by dividing output frequency by input voltage may be accomplished by any such hardware or software technique. Relative gain may be determined by comparing the slopes of the operating curves. For example, the slopes of the set of operating curves in FIG. 2A is less than (i.e., less steep) the slopes of the set of operating curves in FIG. 2B, for all values of L. Thus, the gain of the VCO represented by FIG. 2B is greater than the gain of the VCO represented by FIG. 2A. Also, note that the VCO gain, KO, may vary with the value of L for the same VCO. For example in FIG. 2B, KO for L=100 is less than KO for L=000. Further, it is not uncommon for a specific PLL application to be designed to operate within a specific frequency range. For example, an application may be designed to operate with a nominal output frequency of 100 MHz. This is accomplished by selecting a VCO operating curve having a center frequency close to the design nominal frequency.
  • A self trimming (i.e., self-calibrating) PLL circuit that automatically selects an appropriate VCO operating curve in order to meet operating frequency requirements, is described in U.S. Pat. No. 5,942,949 issued to Wilson et al. (hereinafter referred to as “Wilson et al.”). The Wilson et al. patent does not address automatic self-calibration of VCO gain, K[0020] O. As can be observed in FIGS. 2A and 2B, changing the value of L can also change the value of VCO gain, KO.
  • FIG. 3 is a functional block diagram of a self-calibrating PLL circuit in accordance with the present invention. The PLL circuit, generally designated [0021] 300, comprises phase/frequency detector 20, charge pump 22, VCO 24, input divider 36, and feedback divider 38, which are analogous to the corresponding components of the PLL in FIG. 1. Additionally, circuit 300 comprises VCO center frequency calibration portion 26, loop-filter portion 28, VCO gain calibration portion 30, and switches SW1 and SW2. Circuit 300 automatically calibrates VCO 24, during a calibration phase, by selecting an appropriate VCO operating curve and VCO gain, KO. Automatic calibration may occur when the PLL is powered on, or at in response to a calibration trigger signal. The selected VCO operating curve and VCO gain, KO, are used during normal operations.
  • During the calibration phase, switch SW[0022] 1 is open and SW2 is closed. Accordingly, reference voltage, VREF, is provided to VCO 24. During normal operations, SW1 is closed and SW2 is open, thus allowing loop-filter voltage, VLF, to be applied to VCO 24. In one embodiment of the invention, the reference voltage, VREF, is the nominal center of the range of input voltages over which VCO 24 is designed to operate. In alternate embodiments of the invention, the functions of switches SW1 and SW2 are incorporated inside the VCO and controlled by any appropriate control signal.
  • In operation, during the calibration phase, [0023] state machine 32 generates a sequence of VCO center frequency control signals, L, which is provided to VCO 24 to sequentially select different VCO operating curves. The sequence of VCO center frequency control signals, L, is also provide to VCO gain calibration portion 30. With reference voltage, VREF, applied to VCO 24, for each VCO operating curve selected, VCO 24 generates an output signal, FOUT, having a constant frequency. Output signal, FOUT, is provided to frequency detector (FD) 34. FD 34 also receives the input signal from divider 36, R. FD 34 is analogous to PFD 20, except that FD 34 detects a difference in frequency rather than phase. Thus, FD 34 generates up and down error signals, which are accumulated by state machine 32. Because the frequency of FOUT provided to FD 34 is constant, FD 34 will eventually provide either a maximum up or down value to state machine 32, depending upon whether the frequency of the feedback signal, V, is greater than or less than the frequency of the input signal at the output of divider 36, R.
  • By purposefully selecting VCO center frequency control signals, L, [0024] state machine 32 may identify the two VCO operating curves that have center frequencies just above and just below the frequency of the input signal R. Either one of these two operating curves may be selected for use during normal PLL operations. In an exemplary embodiment of the invention, state machine 32 performs a linear search algorithm in which the values of the center frequency control value, L, are selected linearly starting at one end of the range of possible values (e.g., 0) and proceeding to the other end of the range until the error signal provided by FD 34 changes polarity. In an alternative embodiment of the invention, during step 58, a binary search algorithm is performed such that each new value of L is selected midway between two previously selected values that yielded opposing error signal values, until two consecutive values of L are detected that yield opposing error signal values.
  • After the first iteration of VCO center frequency calibration is completed, VCO gain, K[0025] O is calibrated. VCO center frequency signal, L, is provided to the VCO gain calibration portion 30. VCO gain calibration portion 30 uses this value of L to determine the value of VCO gain, KO, for the corresponding operating curve. VCO gain, KO, is determined by comparing L to a preset corresponding value of KO. Thus, VCO gain calibration portion 30 is programmed with corresponding values of L and KO for determining if KO is within a desired range. If the value of KO is not within preset limits, VCO gain calibration portion 30 provides VCO 24 with a VCO gain calibration signal, K for adjusting KO. When KO changes, the center frequency also changes, thus center frequency calibration is then restarted using the latest value of K. The process of repeated until satisfactory values of L and KO are obtained.
  • Once the calibration phase is complete, switches SW[0026] 1 is closed and SW2 is opened to enable normal PLL operations using the VCO operating curve and value of VCO gain selected during the calibration phase.
  • In the embodiments of the invention described herein, signals L and K are digital signals, and [0027] VCO 24 comprises a digital to analog converter for converting L to an analog signal. In alternate embodiments of the invention, a digital to analog converter, separate from VCO 24, converts L to an analog signal prior to being provided to VCO 24.
  • FIG. 4 is a functional block diagram of an exemplary embodiment of a VCO gain calibration portion of a phase-locked loop in accordance with the present invention. [0028] Decoder 40 receives the VCO center frequency calibration signal, L. Upon receiving trigger signal 48, decoder 40 decodes L to determine if KO is within range. Trigger signal 48 indicates that an iteration of automatic VCO center frequency calibration has completed. Decoder 40 is preset with predetermined values of L which are used to determine if L is in range. Thus, for example, if a value of L indicates that KO is too high (by comparing to the preset values) decoder 40 provides D flip-flops 42 with a decoder output signal. This decoder output signal is also provided to edge detector 46. Responsive to the decoder output signal sent by decoder 40, edge detector 46 sends a restart signal to restart the VCO center frequency calibration process. Each time the D flip-flops 42 receive a decoder output signal from decoder 40, the value of K, which is sent to VCO 24, is incremented. K<0> corresponds to bit zero of the digital word K, and K<1> corresponds to bit one of the digital word K.
  • Signal, K, adjusts the gain of the [0029] VCO 24. FIG. 5 is a circuit diagram of an exemplary embodiment of a voltage to current conversion portion of a VCO in accordance with the present invention. In FIG. 5, transistor, M1, and resistor, R1, provide voltage-controlled transconductance. The gain of a VCO is proportional to transconductance. When K<0> in FIG. 5 is equal to a digital value of one, inverter 50 provides a digital value of zero to transistor M3. This decreases the value of transconductance by increasing the resistance between node C and ground. Further, transistor M4 is turned on, which causes more current to flow through transistors M2 and M4 to ground. Therefore, less current is provided to the current-controlled oscillator (ICO) portion of VCO 24. Accordingly, the gain of VCO 24 is decreased. The circuit shown in FIG. 5 may be replicated to accommodate each bit of the digital word K.
  • FIG. 6 is a flow diagram of an exemplary process for calibrating a PLL circuit in accordance with the present invention. The flow diagram in FIG. 6 is described with reference to FIGS. 3 and 4. At power up, or responsive to a calibration signal, as shown in [0030] step 54, VCO center frequency calibration is performed. During step 56, switches SW1 is opened and SW2 is closed. In this calibration switching configuration, VREF is provided to VCO 24.
  • VCO Center frequency calibration is performed in [0031] step 58. During this portion of the process, state machine 32 generates a sequence of VCO center frequency control signals, L, which is provided to VCO 24 to sequentially select different VCO operating curves. With reference voltage, VREF, applied to VCO 24, for each VCO operating curve selected, VCO 24 generates an output signal, FOUT, having a constant frequency. Output signal, FOUT, is provided to frequency detector (FD) 34. FD 34 also receives the input signal from divider 36, R. FD 34 is analogous to PFD 20, except that FD 34 detects a difference in frequency rather than phase. Thus, FD 34 generates up and down error signals, which are accumulated by state machine 32. Because the frequency of FOUT provided to FD 34 is constant, FD 34 will eventually provide either a maximum up or down value to state machine 32, depending upon whether the frequency of the feedback signal, V, is greater than or less than the frequency of the input signal at the output of divider 36, R.
  • The desired frequency of the VCO output signal, F[0032] OUT, is the frequency of the input signal R. By purposefully selecting VCO center frequency control signals, L, state machine 32 may identify the two VCO operating curves that have center frequencies just above and just below the frequency of the input signal R. Either one of these two operating curves may be selected for use during normal PLL operations. In an exemplary embodiment of the invention, state machine 32 performs a linear search algorithm in which the values of the center frequency control value, L, are selected linearly starting at one end of the range of possible values (e.g., 0) and proceeding to the other end of the range until the error signal provided by FD 34 changes polarity. In an alternative embodiment of the invention, state machine 32 performs a binary search algorithm such that each new value of L is selected midway between two previously selected values that yielded opposing error signal values, until two consecutive values of L are detected that yield opposing error signal values.
  • After the first iteration of VCO center frequency calibration is completed, the present value of the digital control word, L, is provided to the VCO [0033] gain calibration portion 30, in step 60. Digital control word, L, is received by decoder 40. This value of L is used to determine the value of VCO gain, KO, for the corresponding operating curve. VCO gain, KO, is determined by comparing L to a preset corresponding value of KO. Thus, VCO decoder 40 is programmed with corresponding values of L and KO for determining if KO is within a desired range.
  • VCO gain is determined and compared with preset limits in [0034] step 62. As shown in steps 62 and 70, if the value of KO is above a threshold value, VCO gain is reduced. In an alternate embodiment of the invention, VCO gain is checked to determine if it is below a threshold value (i.e., too low), and increased accordingly. During step 70, VCO gain calibration portion 30 provides VCO 24 with a VCO gain calibration signal, K for adjusting KO. Another iteration of VCO center frequency calibration is then performed as indicated in step 58. This process is repeated until satisfactory values of L and KO are obtained.
  • The values of L and VCO gain resulting from the calibration process are used during normal PLL operations, as indicated in step [0035] 64. Switches SW1 and SW2 are configured for normal operations, as indicated in step 66. That is, SW1 is closed and SW2 is opened. In step 68, the calibrated PLL circuit is in normal operation. Thus, loop-back voltage, VLF, is provided to VCO 24.
  • The present invention provides advantages over the PLLs of the prior art because the VCO is calibrated automatically to the appropriate operating curve and gain at power up. Reducing VCO gain, K[0036] O, variation through self-calibration helps maintain low variation in PLL bandwidth. This is important for stable loop dynamics. Reducing VCO gain also helps minimizes the output phase noise. In addition, because the VCO is not permanently calibrated, the PLL can be used for different applications operating at different nominal frequencies and gain values. Each time the PLL is powered up, the VCO will be calibrated to the current appropriate settings. In addition, the PLL automatic calibration operations may be repeated whenever an appropriate reset signal is applied to the PLL.
  • Although illustrated and described herein with reference to certain specific embodiments, the present invention is nevertheless not intended to be limited to the details shown. Rather, various modifications may be made in the details within the scope and range of equivalents of the claims and without departing from the spirit of the invention. :[0037]

Claims (17)

What is claimed is:
1. A method for calibrating gain of a voltage controlled oscillator (VCO) in a phase-locked loop (PLL) circuit, said VCO having a plurality of input voltage versus output frequency operating curves, said method comprising the steps of:
(a) selecting one of said plurality of VCO operating curves;
(b) determining VCO gain using values of input voltage and output frequency corresponding to the selected VCO operating curve;
(c) comparing the determined VCO gain with predetermined values of VCO gain; and
(d) if the determined VCO gain is not within the predetermined values of VCO gain, adjusting VCO gain and repeating steps (a) through (c).
2. A method in accordance with claim 1, wherein said step of selecting one of said plurality of VCO operating curves comprises:
applying a sequence of digital control input values to said VCO, wherein each digital control input value corresponds to a different one of said plurality of VCO operating curves; and
selecting one of said sequence of digital control input values responsive to a loop-filter voltage of said PLL circuit.
3. A method in accordance with claim 1, wherein said step of adjusting VCO gain comprises:
applying a sequence of gain digital control values to said VCO, wherein each gain digital control value corresponds to a different value of VCO gain; and
selecting one of said gain digital control values responsive to said determined VCO gain.
4. A method in accordance with claim 3, wherein said step of selecting one of said gain digital control values comprises at least one of incrementing and decrementing said gain digital control value by a least significant bit.
5. An electronic circuit for calibrating gain of a voltage controlled oscillator (VCO) in a phase-locked loop (PLL) circuit, said VCO having a plurality of input voltage versus output frequency operating curves, said electronic circuit comprising:
(a) means for selecting one of said plurality of VCO operating curves;
(b) means for determining VCO gain using values of input voltage and output frequency corresponding to the selected VCO operating curve;
(c) means for comparing the determined VCO gain with predetermined values of VCO gain; and
(d) if the determined VCO gain is not within the predetermined values of VCO gain, means for adjusting VCO gain and repeating (a) through (c).
6. An electronic circuit in accordance with claim 5, wherein said means for selecting one of said plurality of VCO operating curves comprises:
means for applying a sequence of digital control input values to said VCO, wherein each digital control input value corresponds to a different one of said plurality of VCO operating curves; and
means for selecting one of said sequence of digital control input values responsive to a loop-filter voltage of said PLL circuit.
7. An electronic circuit in accordance with claim 5, wherein said means for adjusting VCO gain comprises:
means for applying a sequence of gain digital control values to said VCO, wherein each gain digital control value corresponds to a different value of VCO gain; and
means for selecting one of said gain digital control values responsive to said determined VCO gain.
8. An electronic circuit in accordance with claim 7, wherein said means for selecting one of said gain digital control values comprises at least one of incrementing and decrementing said gain digital control value by a least significant bit.
9. A phase-locked loop (PLL) circuit comprising a voltage controlled oscillator (VCO) for receiving a loop-filter voltage signal and providing a PLL output signal, said VCO having a VCO gain and a VCO center frequency, wherein said VCO gain and said VCO center frequency are automatically calibrated during a calibration phase.
10. A PLL circuit in accordance with claim 9, wherein said PLL circuit is an integrated circuit.
11. A PLL circuit in accordance with claim 9 further comprising a switching configuration, wherein said loop-filter voltage signal is provided to said VCO during normal PLL operations, and a reference voltage is provided to said VCO during said calibration phase.
12. A PLL circuit in accordance with claim 9 further comprising a loop-filter portion for receiving said PLL output signal and an input signal, and for providing said loop-filter voltage signal responsive to a difference in phase between said input signal and a feedback signal, said feedback signal being equal to said PLL output signal divided by N, wherein N is a real number.
13. A PLL circuit in accordance with claim 12 further comprising a VCO center frequency calibration portion for receiving said input signal and said feedback signal, and for providing a center frequency control signal to said VCO for calibrating said VCO center frequency.
14. A PLL circuit in accordance with claim 13 further comprising a VCO gain calibration portion for receiving said center frequency control signal and providing a gain control signal to said VCO for calibrating said VCO gain.
15. A PLL circuit in accordance with claim 14, wherein said VCO gain calibration portion comprises:
a decoder for receiving a trigger signal and providing a decoder output signal; said trigger signal indicating the completion of an iteration of VCO center frequency calibration;
at least one flip flop for incrementing a value of VCO gain responsive to said decoder output signal; and
a detector for receiving said decoder output signal and for providing a restart signal, wherein said restart signal initiates VCO center frequency calibration.
16. A PLL circuit in accordance with claim 14, wherein said VCO comprises a voltage to current conversion portion for adjusting a transconductance of said voltage to current conversion portion in response to said gain control signal.
17. An integrated circuit having a phase-locked loop (PLL) comprising:
a voltage controlled oscillator (VCO) for receiving a loop-filter voltage signal and providing a PLL output signal, said VCO having a plurality of input voltage versus output frequency operating curves, a VCO gain, and a VCO center frequency, wherein said VCO gain and said VCO center frequency are automatically calibrated during a calibration phase;
a switching configuration, wherein said loop-filter voltage signal is provided to said VCO during normal PLL operations, and a reference voltage is provided to said VCO during said calibration phase;
a loop-filter portion for receiving said PLL output signal and an input signal, and for providing said loop-filter voltage signal responsive to a difference in phase between said input signal and a feedback signal, said feedback signal being equal to said PLL output signal divided by N, wherein N is a real number;
a VCO center frequency calibration portion for receiving said input signal and said feedback signal, and for providing a sequence of center frequency control signals to said VCO for calibrating said VCO center frequency, wherein each one of said sequence of center frequency control signals corresponds to one of said plurality of VCO operating curves; and
a VCO gain calibration portion for receiving said center frequency control signal and providing a sequence of gain control signals to said VCO for calibrating said VCO gain, wherein each one of said sequence of gain control signals corresponds to a different value of VCO gain.
US09/735,699 2000-12-13 2000-12-13 VCO gain self-calibration for low voltage phase lock-loop applications Expired - Fee Related US6552618B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/735,699 US6552618B2 (en) 2000-12-13 2000-12-13 VCO gain self-calibration for low voltage phase lock-loop applications

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/735,699 US6552618B2 (en) 2000-12-13 2000-12-13 VCO gain self-calibration for low voltage phase lock-loop applications

Publications (2)

Publication Number Publication Date
US20020075080A1 true US20020075080A1 (en) 2002-06-20
US6552618B2 US6552618B2 (en) 2003-04-22

Family

ID=24956828

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/735,699 Expired - Fee Related US6552618B2 (en) 2000-12-13 2000-12-13 VCO gain self-calibration for low voltage phase lock-loop applications

Country Status (1)

Country Link
US (1) US6552618B2 (en)

Cited By (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030171106A1 (en) * 2002-03-06 2003-09-11 Dunworth Jeremy D. Discrete amplitude calibration of oscillators in frequency synthesizers
US20030224749A1 (en) * 2002-05-31 2003-12-04 Toshiya Uozumi Semiconductor integrated circuit device for communication
US20040000956A1 (en) * 2002-06-28 2004-01-01 Rolf Jaehne Phase-locked loop with automatic frequency tuning
US6778024B2 (en) 2002-11-14 2004-08-17 Gennum Corporation Dynamically trimmed voltage controlled oscillator
EP1460762A1 (en) * 2003-03-18 2004-09-22 Texas Instruments Incorporated High-speed, accurate trimming for electronically trimmed VCO
FR2854510A1 (en) * 2003-04-30 2004-11-05 Zarlink Semiconductor Inc CAPTURE RANGE CONTROL MECHANISM AND METHOD FOR VOLTAGE-CONTROLLED OSCILLATORS
GB2405216A (en) * 2003-08-20 2005-02-23 Hewlett Packard Development Co Calibrating a voltage controlled oscillator (VCO)
US20050068119A1 (en) * 2003-09-29 2005-03-31 Toshiya Uozumi Wireless communication semiconductor integrated circuit device and mobile communication system
US20050083137A1 (en) * 2003-10-18 2005-04-21 Samsung Electronics Co., Ltd. Frequency synthesizer using a wide-band voltage controlled oscillator and a fast adaptive frequency calibration method
US20050137816A1 (en) * 2003-12-19 2005-06-23 Chao-Shi Chuang Method for automatically calibrating the frequency range of a pll and associated pll capable of automatic calibration
WO2005081406A1 (en) * 2004-02-13 2005-09-01 Ecole Polytechnique Federale De Lausanne (Epfl) Analogue self-calibration method and apparatus for low noise, fast and wide-locking range phase locked loop
US6998924B1 (en) * 2003-09-11 2006-02-14 Rockwell Collins, Inc. Self-calibration method and system for synthesizers
US20060145771A1 (en) * 2003-10-07 2006-07-06 Analog Devices, Inc. Voltage controlled oscillator having improved phase noise
US20060258313A1 (en) * 2002-05-31 2006-11-16 Toshiya Uozumi Circuit having a multi-band oscillator and compensating oscillation frequency
EP1831999A1 (en) * 2004-12-30 2007-09-12 Nokia Corporation Vco center frequency tuning and limiting gain variation
US7315218B1 (en) * 2005-12-28 2008-01-01 Sun Microsystems, Inc. Method and apparatus to center the frequency of a voltage-controlled oscillator
US20080036544A1 (en) * 2006-08-08 2008-02-14 Fucheng Wang Method for adjusting oscillator in phase-locked loop and related frequency synthesizer
US20080284524A1 (en) * 2007-03-05 2008-11-20 Toshiba America Electronic Components, Inc. Phase Locked Loop Circuit Having Regulator
WO2009127915A1 (en) * 2008-04-18 2009-10-22 Freescale Semiconductor, Inc. Pll system and method for controlling a gain of a vco circuit
US20090322400A1 (en) * 2008-06-27 2009-12-31 Kuo Yao H Integrated circuit with non-crystal oscillator reference clock
US20100090768A1 (en) * 2008-10-10 2010-04-15 Canon Kabushiki Kaisha Pll circuit
US20100127739A1 (en) * 2007-05-30 2010-05-27 Tsuyoshi Ebuchi Spread spectrum control pll circuit and its start-up method
US7742553B1 (en) * 2005-01-14 2010-06-22 Xilinx, Inc. VCO initial frequency calibration circuit and method therefore
US7746179B1 (en) * 2006-09-13 2010-06-29 Rf Micro Devices, Inc. Method and apparatus for selecting a frequency generating element
US7898343B1 (en) * 2007-12-21 2011-03-01 Rf Micro Devices, Inc. Frequency-locked loop calibration of a phase-locked loop gain
KR101035827B1 (en) 2002-09-26 2011-05-20 에스티 에릭슨 에스에이 Voltage-controlled oscillator presetting circuit
US8090335B1 (en) 2006-07-11 2012-01-03 Xilinx, Inc. Method and apparatus for an adaptive step frequency calibration
US20120063556A1 (en) * 2010-09-13 2012-03-15 Altera Corporation Techniques for Varying a Periodic Signal Based on Changes in a Data Rate
CN102739244A (en) * 2007-10-16 2012-10-17 联发科技股份有限公司 All-digital phase-locked loop
US8487707B2 (en) 2006-08-08 2013-07-16 Mstar Semiconductor, Inc. Frequency synthesizer
US8509372B1 (en) * 2009-11-25 2013-08-13 Integrated Device Technology, Inc. Multi-band clock generator with adaptive frequency calibration and enhanced frequency locking
US8963649B2 (en) 2012-12-31 2015-02-24 Taiwan Semiconductor Manufacturing Company, Ltd. PLL with oscillator PVT compensation
CN107196649A (en) * 2017-05-30 2017-09-22 长沙方星腾电子科技有限公司 A kind of oscillator with frequency self-calibration function
EP3361639A1 (en) * 2017-02-14 2018-08-15 ams AG Programmable vco, method of calibrating the vco, pll circuit with programmable vco, and setup method for the pll circuit
US11218156B2 (en) * 2018-09-10 2022-01-04 Marvell Asia Pte Ltd. Clock and data recovery devices with fractional-N PLL

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ITMI20011291A1 (en) * 2001-06-19 2002-12-19 St Microelectronics Srl AUTOMATIC CALIBRATION METHOD OF A PHASE LOCKING SYSTEM
WO2004004126A1 (en) * 2002-06-28 2004-01-08 Advanced Micro Devices, Inc. Phase-locked loop with automatic frequency tuning
US6909331B2 (en) * 2002-08-28 2005-06-21 Qualcomm Incorporated Phase locked loop having a forward gain adaptation module
WO2004107582A1 (en) * 2003-05-30 2004-12-09 Infineon Technologies Ag A self-calibrated constant-gain tunable oscillator
US7254507B2 (en) * 2003-08-27 2007-08-07 Matsushita Electric Industrial Co., Ltd. Analog circuit automatic calibration system
US7263152B2 (en) * 2003-11-18 2007-08-28 Analog Devices, Inc. Phase-locked loop structures with enhanced signal stability
US6975176B2 (en) * 2003-11-20 2005-12-13 Agilent Technologies, Inc. Self-tuning varactor system
GB2426879C (en) 2003-12-12 2008-01-21 Qualcomm Inc A phase locked loop that sets gain automatically
JP2005311945A (en) * 2004-04-26 2005-11-04 Matsushita Electric Ind Co Ltd Pll circuit, radio communication device, and oscillation frequency control method
US7042253B2 (en) * 2004-05-24 2006-05-09 Industrial Technology Research Institute (Itri) Self-calibrating, fast-locking frequency synthesizer
US20060002501A1 (en) * 2004-06-30 2006-01-05 Nokia Corporation Ultra-fast hopping frequency synthesizer for multi-band transmission standards
JP4421467B2 (en) * 2004-12-24 2010-02-24 パナソニック株式会社 Phase synchronization circuit
US7116178B2 (en) * 2005-03-03 2006-10-03 Agere Systems Inc. Voltage-controlled oscillator with gain proportional to operating frequency
KR100972494B1 (en) * 2005-04-28 2010-07-26 쟈인 에레쿠토로닉스 가부시키가이샤 Phase locked?loop circuit
KR100682279B1 (en) * 2005-07-14 2007-02-15 (주)에프씨아이 Adaptive frequency calibration apparatus of frequency synthesizer
JP2007158891A (en) * 2005-12-07 2007-06-21 Matsushita Electric Ind Co Ltd Frequency synthesizer, wireless communication apparatus and control method
KR100793988B1 (en) * 2006-04-21 2008-01-16 삼성전자주식회사 System and Method for Self Calibrating Voltage-Controlled Oscillator
DE102006028669A1 (en) * 2006-04-26 2007-11-08 Rohde & Schwarz Gmbh & Co. Kg Electrically tunable oscillator`s non-linear characteristics determining method, involves verifying and correcting frequency of frequency signals by frequency-tuning of spectrum analyzer in frequency range
US7471142B2 (en) * 2006-05-09 2008-12-30 Broadcom Corporation Filter calibration with cell re-use
KR100738360B1 (en) 2006-05-11 2007-07-12 한국과학기술원 Phase locked loop having high speed open-loop automatic frequency calibration circuit
WO2007144023A1 (en) * 2006-06-14 2007-12-21 Telefonaktiebolaget Lm Ericsson (Publ) Frequency synthesizer
KR100847687B1 (en) * 2006-10-20 2008-07-23 (주)에프씨아이 Frequency Synthesizer and Frequency Calibration Method
US7714667B2 (en) * 2007-11-02 2010-05-11 Agere Systems Inc. Programmable linear trimming method and system for phase locked loop circuit calibration
US20100001804A1 (en) * 2008-07-06 2010-01-07 Friend David M System to improve a voltage-controlled oscillator and associated methods
US8004367B2 (en) * 2009-04-22 2011-08-23 Freescale Semiconductor, Inc. VCO control and methods therefor
JP5697376B2 (en) * 2009-11-16 2015-04-08 キヤノン株式会社 Signal processing device
TWI419471B (en) * 2010-11-19 2013-12-11 Mstar Semiconductor Inc Phase-locked loop with calibration function and calibration method thereof
US9281828B2 (en) * 2011-06-10 2016-03-08 Broadcom Corporation Reference-less voltage controlled oscillator (VCO) calibration
US8502609B2 (en) * 2011-06-10 2013-08-06 Broadcom Corporation Reference-less frequency detector
US8638173B2 (en) 2011-11-15 2014-01-28 Qualcomm Incorporated System and method of calibrating a phase-locked loop while maintaining lock
US9065454B2 (en) 2012-11-29 2015-06-23 Taiwan Semiconductor Manufacturing Company, Ltd. Phase locked loop with self-calibration
US9948312B2 (en) * 2016-02-29 2018-04-17 Texas Instruments Incorporated Phase lock loop with a digital charge pump
EP3695512A4 (en) * 2017-10-12 2021-07-14 Synaptics Incorporated Phase locked loop sampler and restorer
EP3487076A1 (en) 2017-11-15 2019-05-22 ams AG Phase-locked loop circuitry having low variation transconductance design
EP3576300A1 (en) 2018-05-31 2019-12-04 Stichting IMEC Nederland An lc oscillator powering arrangement and a method of powering an lc oscillator
WO2021166176A1 (en) * 2020-02-20 2021-08-26 株式会社ソシオネクスト Phase synchronization circuit, transmission/reception circuit, and semiconductor integrated circuit

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5382922A (en) * 1993-12-23 1995-01-17 International Business Machines Corporation Calibration systems and methods for setting PLL gain characteristics and center frequency
US5942949A (en) 1997-10-14 1999-08-24 Lucent Technologies Inc. Self-calibrating phase-lock loop with auto-trim operations for selecting an appropriate oscillator operating curve

Cited By (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7062229B2 (en) * 2002-03-06 2006-06-13 Qualcomm Incorporated Discrete amplitude calibration of oscillators in frequency synthesizers
US7570925B2 (en) 2002-03-06 2009-08-04 Qualcomm Incorporated Discrete amplitude calibration of oscillators in frequency synthesizers
US20030171106A1 (en) * 2002-03-06 2003-09-11 Dunworth Jeremy D. Discrete amplitude calibration of oscillators in frequency synthesizers
US20070049212A1 (en) * 2002-03-06 2007-03-01 Dunworth Jeremy D Discrete amplitude calibration of oscillators in frequency synthesizers
US7269402B2 (en) * 2002-05-31 2007-09-11 Renesas Technology Corp. PLL circuit having a multi-band oscillator and compensating oscillation frequency
US20060258313A1 (en) * 2002-05-31 2006-11-16 Toshiya Uozumi Circuit having a multi-band oscillator and compensating oscillation frequency
US7103337B2 (en) * 2002-05-31 2006-09-05 Hitachi, Ltd. PLL circuit having a multi-band oscillator and compensating oscillation frequency
US7263340B2 (en) * 2002-05-31 2007-08-28 Renesas Technology Corporation PLL circuit having a multi-band oscillator and compensating oscillation frequency
US20060258312A1 (en) * 2002-05-31 2006-11-16 Toshiya Uozumi PLL circuit having a multi-band oscillator and compensating oscillation frequency
US20030224749A1 (en) * 2002-05-31 2003-12-04 Toshiya Uozumi Semiconductor integrated circuit device for communication
US20040000956A1 (en) * 2002-06-28 2004-01-01 Rolf Jaehne Phase-locked loop with automatic frequency tuning
KR101035827B1 (en) 2002-09-26 2011-05-20 에스티 에릭슨 에스에이 Voltage-controlled oscillator presetting circuit
US6778024B2 (en) 2002-11-14 2004-08-17 Gennum Corporation Dynamically trimmed voltage controlled oscillator
EP1460762A1 (en) * 2003-03-18 2004-09-22 Texas Instruments Incorporated High-speed, accurate trimming for electronically trimmed VCO
US20050062551A1 (en) * 2003-03-18 2005-03-24 Francesco Coppola High-speed, accurate trimming for electronically trimmed VCO
US7295078B2 (en) 2003-03-18 2007-11-13 Texas Instruments Incorporated High-speed, accurate trimming for electronically trimmed VCO
FR2854510A1 (en) * 2003-04-30 2004-11-05 Zarlink Semiconductor Inc CAPTURE RANGE CONTROL MECHANISM AND METHOD FOR VOLTAGE-CONTROLLED OSCILLATORS
US20050040900A1 (en) * 2003-08-20 2005-02-24 Bostak Christopher J. Method and system for calibration of a voltage controlled oscillator (VCO)
US7091796B2 (en) 2003-08-20 2006-08-15 Hewlett-Packard Development Company, L.P. Method and system for calibration of a voltage controlled oscillator (VCO)
GB2405216A (en) * 2003-08-20 2005-02-23 Hewlett Packard Development Co Calibrating a voltage controlled oscillator (VCO)
US6998924B1 (en) * 2003-09-11 2006-02-14 Rockwell Collins, Inc. Self-calibration method and system for synthesizers
US20080278245A1 (en) * 2003-09-29 2008-11-13 Toshiya Uozumi Wireless communication semiconductor integrated circuit device and mobile communication system
US20050068119A1 (en) * 2003-09-29 2005-03-31 Toshiya Uozumi Wireless communication semiconductor integrated circuit device and mobile communication system
US7423493B2 (en) * 2003-09-29 2008-09-09 Renesas Technology Corporation Wireless communication semiconductor integrated circuit device and mobile communication system
US7123102B2 (en) * 2003-09-29 2006-10-17 Renesas Technology Corporation Wireless communication semiconductor integrated circuit device and mobile communication system
US20060267699A1 (en) * 2003-09-29 2006-11-30 Toshiya Uozumi Wireless communication semiconductor integrated circuit device and mobile communication system
US20060145771A1 (en) * 2003-10-07 2006-07-06 Analog Devices, Inc. Voltage controlled oscillator having improved phase noise
US7492228B2 (en) * 2003-10-07 2009-02-17 Mediatek Inc. Voltage controlled oscillator having improved phase noise
US20050083137A1 (en) * 2003-10-18 2005-04-21 Samsung Electronics Co., Ltd. Frequency synthesizer using a wide-band voltage controlled oscillator and a fast adaptive frequency calibration method
US7154348B2 (en) * 2003-10-18 2006-12-26 Samsung Electronics Co., Ltd. Frequency synthesizer using a wide-band voltage controlled oscillator and a fast adaptive frequency calibration method
US7047146B2 (en) * 2003-12-19 2006-05-16 Airoha Technology Corp Method for automatically calibrating the frequency range of a PLL and associated PLL capable of automatic calibration
US20050137816A1 (en) * 2003-12-19 2005-06-23 Chao-Shi Chuang Method for automatically calibrating the frequency range of a pll and associated pll capable of automatic calibration
WO2005081406A1 (en) * 2004-02-13 2005-09-01 Ecole Polytechnique Federale De Lausanne (Epfl) Analogue self-calibration method and apparatus for low noise, fast and wide-locking range phase locked loop
EP1831999A1 (en) * 2004-12-30 2007-09-12 Nokia Corporation Vco center frequency tuning and limiting gain variation
EP1831999A4 (en) * 2004-12-30 2009-12-02 Nokia Corp Vco center frequency tuning and limiting gain variation
US7742553B1 (en) * 2005-01-14 2010-06-22 Xilinx, Inc. VCO initial frequency calibration circuit and method therefore
US7315218B1 (en) * 2005-12-28 2008-01-01 Sun Microsystems, Inc. Method and apparatus to center the frequency of a voltage-controlled oscillator
US8090335B1 (en) 2006-07-11 2012-01-03 Xilinx, Inc. Method and apparatus for an adaptive step frequency calibration
US8487707B2 (en) 2006-08-08 2013-07-16 Mstar Semiconductor, Inc. Frequency synthesizer
US20080036544A1 (en) * 2006-08-08 2008-02-14 Fucheng Wang Method for adjusting oscillator in phase-locked loop and related frequency synthesizer
US7746179B1 (en) * 2006-09-13 2010-06-29 Rf Micro Devices, Inc. Method and apparatus for selecting a frequency generating element
US7616075B2 (en) * 2007-03-05 2009-11-10 Kabushiki Kaisha Toshiba Phase locked loop circuit having regulator
US20080284524A1 (en) * 2007-03-05 2008-11-20 Toshiba America Electronic Components, Inc. Phase Locked Loop Circuit Having Regulator
US20100127739A1 (en) * 2007-05-30 2010-05-27 Tsuyoshi Ebuchi Spread spectrum control pll circuit and its start-up method
US7986175B2 (en) * 2007-05-30 2011-07-26 Panasonic Corporation Spread spectrum control PLL circuit and its start-up method
CN102739244A (en) * 2007-10-16 2012-10-17 联发科技股份有限公司 All-digital phase-locked loop
US7898343B1 (en) * 2007-12-21 2011-03-01 Rf Micro Devices, Inc. Frequency-locked loop calibration of a phase-locked loop gain
US8912857B2 (en) 2008-04-18 2014-12-16 Freescale Semiconductor, Inc. PLL system and method for controlling a gain of a VCO circuit
WO2009127915A1 (en) * 2008-04-18 2009-10-22 Freescale Semiconductor, Inc. Pll system and method for controlling a gain of a vco circuit
US7764128B2 (en) * 2008-06-27 2010-07-27 Visteon Global Technologies, Inc. Integrated circuit with non-crystal oscillator reference clock
US20090322400A1 (en) * 2008-06-27 2009-12-31 Kuo Yao H Integrated circuit with non-crystal oscillator reference clock
US20100090768A1 (en) * 2008-10-10 2010-04-15 Canon Kabushiki Kaisha Pll circuit
US8085098B2 (en) * 2008-10-10 2011-12-27 Canon Kabushiki Kaisha PLL circuit
US8509372B1 (en) * 2009-11-25 2013-08-13 Integrated Device Technology, Inc. Multi-band clock generator with adaptive frequency calibration and enhanced frequency locking
US20120063556A1 (en) * 2010-09-13 2012-03-15 Altera Corporation Techniques for Varying a Periodic Signal Based on Changes in a Data Rate
US8559582B2 (en) * 2010-09-13 2013-10-15 Altera Corporation Techniques for varying a periodic signal based on changes in a data rate
US8929498B2 (en) * 2010-09-13 2015-01-06 Altera Corporation Techniques for varying a periodic signal based on changes in a data rate
US8963649B2 (en) 2012-12-31 2015-02-24 Taiwan Semiconductor Manufacturing Company, Ltd. PLL with oscillator PVT compensation
US9450588B2 (en) 2012-12-31 2016-09-20 Taiwan Semiconductor Manufacturing Company, Ltd. Phase lock loop, voltage controlled oscillator of the phase lock loop, and method of operating the voltage controlled oscillator
EP3361639A1 (en) * 2017-02-14 2018-08-15 ams AG Programmable vco, method of calibrating the vco, pll circuit with programmable vco, and setup method for the pll circuit
WO2018149595A1 (en) * 2017-02-14 2018-08-23 Ams Ag Programmable vco, method of calibrating the vco, pll circuit with programmable vco, and setup method for the pll circuit
CN110235369A (en) * 2017-02-14 2019-09-13 ams有限公司 It may be programmed the setting method of VCO, the method for calibrating VCO, the PLL circuit with programmable VCO and PLL circuit
US10833686B2 (en) 2017-02-14 2020-11-10 Ams Ag Programmable VCO, method of calibrating the VCO, PLL circuit with programmable VCO, and setup method for the PLL circuit
CN107196649A (en) * 2017-05-30 2017-09-22 长沙方星腾电子科技有限公司 A kind of oscillator with frequency self-calibration function
US11218156B2 (en) * 2018-09-10 2022-01-04 Marvell Asia Pte Ltd. Clock and data recovery devices with fractional-N PLL

Also Published As

Publication number Publication date
US6552618B2 (en) 2003-04-22

Similar Documents

Publication Publication Date Title
US6552618B2 (en) VCO gain self-calibration for low voltage phase lock-loop applications
US6724265B2 (en) Compensation for oscillator tuning gain variations in frequency synthesizers
US7486147B2 (en) Low phase noise phase locked loops with minimum lock time
US6580329B2 (en) PLL bandwidth switching
US7633347B2 (en) Apparatus and method for operating a phase-locked loop circuit
US6140882A (en) Phase lock loop enabling smooth loop bandwidth switching
US7312663B2 (en) Phase-locked loop having a bandwidth related to its input frequency
KR100682279B1 (en) Adaptive frequency calibration apparatus of frequency synthesizer
US7646253B2 (en) Frequency-locked clock generator
US20070164829A1 (en) Sigma-delta fractional-N PLL with reduced frequency error
US7295078B2 (en) High-speed, accurate trimming for electronically trimmed VCO
US7772930B2 (en) Calibration techniques for phase-locked loop bandwidth
KR100808952B1 (en) Method for frequency tuning of Voltage Controlled Oscillator and phase locked loop using the same
US20060145771A1 (en) Voltage controlled oscillator having improved phase noise
US20070120612A1 (en) Phase lock loop indicator
US20140091864A1 (en) Apparatus and methods for tuning a voltage controlled oscillator
WO2011115653A1 (en) Phase locked loop (pll) with analog and digital feedback controls
US7738618B2 (en) Multiband PLL arrangement and a method of controlling such arrangement
US6778024B2 (en) Dynamically trimmed voltage controlled oscillator
US8264258B1 (en) Phase lock loop circuit
EP1564890A1 (en) Analogue self-calibration method and apparatus for low noise, fast and wide-locking range phase locked loop
US11070215B2 (en) Locked loop circuit and method with digitally-controlled oscillator (DCO) gain normalization
JPH06164382A (en) Phase-locked loop
US20230344434A1 (en) Automatic Hybrid Oscillator Gain Adjustor Circuit
US20050024151A1 (en) Digitally controlled tuner circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: LUCENT TECHNOLOGIES INC., NEW JERSEY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NELSON, DALE H.;SUN, LIZHONG;REEL/FRAME:011407/0562

Effective date: 20001207

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031

Effective date: 20140506

REMI Maintenance fee reminder mailed
AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGERE SYSTEMS LLC;REEL/FRAME:035365/0634

Effective date: 20140804

LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20150422

AS Assignment

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039

Effective date: 20160201

Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039

Effective date: 20160201

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119