US20010024397A1 - Semiconductor memory device - Google Patents
Semiconductor memory device Download PDFInfo
- Publication number
- US20010024397A1 US20010024397A1 US09/816,609 US81660901A US2001024397A1 US 20010024397 A1 US20010024397 A1 US 20010024397A1 US 81660901 A US81660901 A US 81660901A US 2001024397 A1 US2001024397 A1 US 2001024397A1
- Authority
- US
- United States
- Prior art keywords
- serial
- parallel
- data
- memory cell
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
Definitions
- the present invention relates to a semiconductor memory device, and more particularly, to a semiconductor memory that inputs and outputs multiple bit data in a serial manner.
- a semiconductor memory device has a serial interface to transfer memory data and address data in a serial manner between the semiconductor memory device and an external device.
- a semiconductor memory device that performs such serial transfer has a relatively small number of data input/output (I/O) terminals and is thus compact. However, it takes time for such semiconductor memory device to input and output data.
- FIG. 1 is a schematic block diagram of a prior art semiconductor memory device 10 .
- a memory cell array 1 includes a plurality of memory cells, which are arranged in a matrix-like manner, and selection circuits, each of which is provided for each row and each column to selectively activate each memory cell.
- the address decoder 2 responds to parallel address data AD-P having a predetermined number of bits and selectively activates certain rows and columns in the memory cell array 1 .
- a sense amplifier 3 is connected to each row of the memory cell array 1 to generate parallel read data RD-P from the data stored in the activated memory cell.
- a write amplifier 4 is connected to each column of the memory cell array 1 to write data to the activated memory cell.
- a command decoder 5 controls the memory cell array 1 in response to command data CC-P. For example, when the command data CC-P instructs data reading, the command decoder 5 operates the memory cell array 1 in a read mode and connects the activated memory cell to the sense amplifier 3 . Further, when the command data CC-P instructs data writing, the command decoder 5 operates the memory cell array 1 in a write mode and connects the activated memory cell to the write amplifier 4 .
- the command decoder 5 may also set the deletion unit of the memory cells and the switch the number of bits of the stored data.
- a data converter 6 converts serial address data AD-S, which is provided from an input/output (I/O) circuit 7 , to the parallel address data AD-P and provides the parallel address data AD-P to the address decoder 2 .
- the data converter 6 converts the parallel read data RD-P, which is provided from the sense amplifier 3 , to serial read data RD-S and provides the read data RD-S to the I/O circuit 7 .
- the data converter 6 converts serial write data WD-S to parallel write data WD-P and provides the parallel write data WD-P to the write amplifier 4 .
- the data converter 6 converts serial command data CC-S, which is provided from the I/O circuit 7 , to parallel command data CC-P and provides the parallel command data CC-P to the command decoder 5 .
- the I/O circuit 7 is connected to the data converter 6 and transfers the read data RD-S, the write data WD-S, the address data AD-S, and the command data CC-S between the data converter 6 and an external device (not shown).
- the memory cell array 1 , the address decoder 2 , the sense amplifier 3 , the write amplifier 4 , the command decoder 5 , the data converter 6 , and the I/O circuit 7 are fabricated on a semiconductor substrate. Further, the I/O circuit 7 has I/O terminals connecting the semiconductor memory device 10 to an external device. The input terminals receive each piece of data one bit at a time in a serial manner. Accordingly, the number of terminals need not be increased even if the number of bits in each piece of address data or stored data increases.
- the data converter 6 is connected to the I/O circuit 7 by wires, the number of which is required to transfer one bit of data.
- the data converter 6 is further connected to the address decoder 2 , the sense amplifier 3 , the write amplifier 4 , and the command decoder 5 by wires, the number of which corresponds to the number of bits in each piece of data.
- An increase in the capacity of the memory cell array 1 increases the distance from the data converter 6 to the address decoder 2 , the sense amplifier 3 , the write amplifier 4 , or the command decoder 5 . This lengthens the wires connecting the data converter 6 to the address decoder 2 , the sense amplifier 3 , the write amplifier 4 , and the command decoder 5 .
- these wires are arranged in parallel. This increases the area occupied by the wires. An increase in the wiring area enlarges the integrated circuit chip and restricts the layout of circuits on the chip.
- the present invention provides a semiconductor memory device including a memory cell array having a plurality of memory cells arranged in a matrix-like manner.
- An address decoder is connected to the memory cell array to selectively activate a certain memory cell in the memory cell array based on parallel address data.
- a sense amplifier generates parallel read data from data stored in the activated memory cell.
- An input/output circuit receives serial address data and outputs serial read data.
- a first serial/parallel converter is connected between the address decoder and the input/output circuit to convert the serial address data, which is received from the input/output circuit, to parallel address data and provide the parallel address data to the address decoder.
- the first serial/parallel converter is adjacent to the address decoder.
- a parallel/serial converter is connected between the sense amplifier and the input/output circuit to convert the parallel read data, which is received from the sense amplifier, to the serial read data and provide the serial read data to the input/output circuit.
- the parallel/serial converter is adjacent to the sense amplifier.
- the present invention further provides a semiconductor memory device including a memory cell array having a plurality of memory cells arranged in a matrix-like manner.
- An input/output circuit receives serial address data, serial command data, and serial write data and outputs serial read data.
- An address decoder is connected to the memory cell array for selectively activating a memory cell in the memory cell array based on parallel address data.
- a first serial/parallel converter is connected between the input/output circuit and the address decoder to convert the serial address data, which is received from the input/output circuit, to the parallel address data and provide the parallel address data to the address decoder.
- the first serial/parallel converter is adjacent to the address decoder.
- a sense amplifier generates parallel read data from data stored in the activated memory cell.
- a parallel/serial converter is connected between the input/output circuit and the sense amplifier to convert the parallel read data, which is received from the sense amplifier, to the serial read data and provide the serial read data to the input/output circuit.
- the parallel/serial converter is adjacent to the sense amplifier.
- a command decoder is connected to the memory cell array to control the memory cell array based on parallel command data.
- a second serial/parallel converter is connected between the input/output circuit and the command decoder to convert the serial command data, which is received from the input/output circuit, to the parallel command data and provide the parallel command data to the command decoder.
- the second serial/parallel converter is adjacent to the command decoder.
- a write amplifier receives parallel write data and writes data to the memory cell activated by the address decoder.
- a third serial/parallel converter is connected between the write amplifier and the input/output circuit to convert the serial write data, which is received from the input/output circuit, to the parallel write data and provide the parallel write data to the write amplifier.
- the third serial/parallel converter is adjacent to the write amplifier.
- FIG. 1 is a schematic block diagram of a prior art memory device
- FIG. 2 is a schematic block diagram of a semiconductor memory device according to a preferred embodiment of the present invention.
- a semiconductor memory device 100 according to a preferred embodiment of the present invention will now be described with reference to FIG. 2.
- the semiconductor memory device is connected to an external device (not shown) and operated based on control information (AD-S, CC-S).
- the semiconductor memory device 100 includes a memory cell 11 , an address decoder 12 , a sense amplifier 13 , a write amplifier 14 , a command decoder 15 , a first serial/parallel converter 16 a, a parallel/serial converter 16 b, a second serial/parallel converter 16 c, a third serial/parallel converter 16 d, and an input/output (I/O) circuit 17 .
- I/O input/output
- the memory cell array 11 includes a plurality of memory cells, which are arranged in a matrix-like manner, and selection circuits, each of which is provided for each row and each column to selectively activate each memory cell.
- the address decoder 12 responds to parallel address data AD-P and selectively activates certain rows and columns in the memory cell array 11 .
- the sense amplifier 13 is connected to each row of the memory cell array 11 to generate parallel read data RD-P from the data stored in the activated memory cell.
- the write amplifier 14 is connected to each column of the memory cell array 11 to write data to the memory cells.
- the memory cell array 11 , the address decoder 12 , the sense amplifier 13 , and the write amplifier 14 are similar to the corresponding memory cell array 1 , address decoder 2 , sense amplifier 3 , and write amplifier 14 of FIG. 1.
- the command decoder 15 controls the memory cell array 11 in response to parallel command data CC-P. For example, when the command data CC-P instructs data reading, the command decoder 15 operates the memory cell array 11 in a read mode and connects the activated memory cell to the sense amplifier 13 . Further, when the command data CC-P instructs data writing, the command decoder 15 operates the memory cell array 11 in a write mode and connects the activated memory cell to the write amplifier 14 .
- the first serial/parallel converter 16 a which is preferably arranged adjacent to the address decoder 12 , converts serial address data AD-S to parallel address data AD-P and provides the parallel address data AD-P to the address decoder 12 .
- the parallel/serial converter 16 b which is preferably arranged adjacent to the sense amplifier 13 , converts parallel read data RD-P, which is provided from the sense amplifier 13 , to serial read data RD-S and provides the serial read data RD-S to the I/O circuit 17 .
- the second serial/parallel converter 16 c which is preferably arranged adjacent to the write amplifier 14 , converts serial write data WD-S to parallel write data WD-P and provides the parallel write data WD-P to the write amplifier 14 .
- the third serial/parallel converter 16 d which is preferably arranged adjacent to the command decoder 15 , converts serial command data CC-S to parallel command data CC-P and provides the parallel command data CC-P to the command decoder 15 .
- the I/O circuit 17 is connected to the first, second, and third serial/parallel converters 16 a, 16 c, 16 d and the parallel/serial converter 16 b.
- the I/O circuit 17 receives the serial address data AD-S, the serial write data WD-S, and the serial command data CC-S from an external device and respectively provides the serial address data AD-S, the serial write data WD-S, and the serial command data CC-S to the serial/parallel converters 16 a, 16 c, 16 d.
- the I/O circuit 17 receives the serial read data RD-S from the parallel/serial converter 16 b and directly provides the serial read data RD-S to the external device.
- the serial/parallel converters 16 a, 16 c, 16 d and the parallel/serial converter 16 b are each connected to the I/O circuit 17 by a single pair of wires regardless of the number of bits in each piece of data.
- the serial/parallel converters 16 a, 16 c, 16 d are respectively arranged adjacent to the address decoder 12 , the write amplifier 14 , and the command decoder 15 . Further, the parallel/serial converter circuit 16 b is arranged adjacent to the sense amplifier 13 . Thus, even if the address decoder 12 , the sense amplifier 13 , the write amplifier 14 , and the command decoder 15 are separated from the I/O circuit 17 , the converters 16 a - 16 d are each connected to the I/O circuit 17 by a pair of relatively fine wires. Thus, the wiring area is not increased.
- the semiconductor memory device 100 of the preferred and illustrated embodiment reduces the wiring area.
- the semiconductor memory device 100 has a relatively small circuit area. This enables circuits to be laid out with fewer restrictions when fabricating the semiconductor memory device 100 . This feature is especially advantageous when the semiconductor memory device 100 has a large capacity and the memory cell array is large.
- the present invention may be applied to a semiconductor device having read only memory cells or non-volatile memory cells.
- the write amplifier 14 and the second serial/parallel converter 16 c are not required.
Abstract
Description
- The present invention relates to a semiconductor memory device, and more particularly, to a semiconductor memory that inputs and outputs multiple bit data in a serial manner.
- A semiconductor memory device has a serial interface to transfer memory data and address data in a serial manner between the semiconductor memory device and an external device. A semiconductor memory device that performs such serial transfer has a relatively small number of data input/output (I/O) terminals and is thus compact. However, it takes time for such semiconductor memory device to input and output data.
- FIG. 1 is a schematic block diagram of a prior art
semiconductor memory device 10. Amemory cell array 1 includes a plurality of memory cells, which are arranged in a matrix-like manner, and selection circuits, each of which is provided for each row and each column to selectively activate each memory cell. Theaddress decoder 2 responds to parallel address data AD-P having a predetermined number of bits and selectively activates certain rows and columns in thememory cell array 1. Asense amplifier 3 is connected to each row of thememory cell array 1 to generate parallel read data RD-P from the data stored in the activated memory cell. Awrite amplifier 4 is connected to each column of thememory cell array 1 to write data to the activated memory cell. - A
command decoder 5 controls thememory cell array 1 in response to command data CC-P. For example, when the command data CC-P instructs data reading, thecommand decoder 5 operates thememory cell array 1 in a read mode and connects the activated memory cell to thesense amplifier 3. Further, when the command data CC-P instructs data writing, thecommand decoder 5 operates thememory cell array 1 in a write mode and connects the activated memory cell to thewrite amplifier 4. Thecommand decoder 5 may also set the deletion unit of the memory cells and the switch the number of bits of the stored data. - A data converter6 converts serial address data AD-S, which is provided from an input/output (I/O)
circuit 7, to the parallel address data AD-P and provides the parallel address data AD-P to theaddress decoder 2. In the read mode, the data converter 6 converts the parallel read data RD-P, which is provided from thesense amplifier 3, to serial read data RD-S and provides the read data RD-S to the I/O circuit 7. In the write mode, the data converter 6 converts serial write data WD-S to parallel write data WD-P and provides the parallel write data WD-P to thewrite amplifier 4. Further, the data converter 6 converts serial command data CC-S, which is provided from the I/O circuit 7, to parallel command data CC-P and provides the parallel command data CC-P to thecommand decoder 5. The I/O circuit 7 is connected to the data converter 6 and transfers the read data RD-S, the write data WD-S, the address data AD-S, and the command data CC-S between the data converter 6 and an external device (not shown). - The
memory cell array 1, theaddress decoder 2, thesense amplifier 3, thewrite amplifier 4, thecommand decoder 5, the data converter 6, and the I/O circuit 7 are fabricated on a semiconductor substrate. Further, the I/O circuit 7 has I/O terminals connecting thesemiconductor memory device 10 to an external device. The input terminals receive each piece of data one bit at a time in a serial manner. Accordingly, the number of terminals need not be increased even if the number of bits in each piece of address data or stored data increases. - The data converter6 is connected to the I/
O circuit 7 by wires, the number of which is required to transfer one bit of data. The data converter 6 is further connected to theaddress decoder 2, thesense amplifier 3, thewrite amplifier 4, and thecommand decoder 5 by wires, the number of which corresponds to the number of bits in each piece of data. An increase in the capacity of thememory cell array 1 increases the distance from the data converter 6 to theaddress decoder 2, thesense amplifier 3, thewrite amplifier 4, or thecommand decoder 5. This lengthens the wires connecting the data converter 6 to theaddress decoder 2, thesense amplifier 3, thewrite amplifier 4, and thecommand decoder 5. Further, these wires, the number of which corresponds to the number of bits in each piece of data, are arranged in parallel. This increases the area occupied by the wires. An increase in the wiring area enlarges the integrated circuit chip and restricts the layout of circuits on the chip. - It is an object of the present invention to provide a semiconductor memory device having reduced wiring area.
- To achieve the above object, the present invention provides a semiconductor memory device including a memory cell array having a plurality of memory cells arranged in a matrix-like manner. An address decoder is connected to the memory cell array to selectively activate a certain memory cell in the memory cell array based on parallel address data. A sense amplifier generates parallel read data from data stored in the activated memory cell. An input/output circuit receives serial address data and outputs serial read data. A first serial/parallel converter is connected between the address decoder and the input/output circuit to convert the serial address data, which is received from the input/output circuit, to parallel address data and provide the parallel address data to the address decoder. The first serial/parallel converter is adjacent to the address decoder. A parallel/serial converter is connected between the sense amplifier and the input/output circuit to convert the parallel read data, which is received from the sense amplifier, to the serial read data and provide the serial read data to the input/output circuit. The parallel/serial converter is adjacent to the sense amplifier.
- The present invention further provides a semiconductor memory device including a memory cell array having a plurality of memory cells arranged in a matrix-like manner. An input/output circuit receives serial address data, serial command data, and serial write data and outputs serial read data. An address decoder is connected to the memory cell array for selectively activating a memory cell in the memory cell array based on parallel address data. A first serial/parallel converter is connected between the input/output circuit and the address decoder to convert the serial address data, which is received from the input/output circuit, to the parallel address data and provide the parallel address data to the address decoder. The first serial/parallel converter is adjacent to the address decoder. A sense amplifier generates parallel read data from data stored in the activated memory cell. A parallel/serial converter is connected between the input/output circuit and the sense amplifier to convert the parallel read data, which is received from the sense amplifier, to the serial read data and provide the serial read data to the input/output circuit. The parallel/serial converter is adjacent to the sense amplifier. A command decoder is connected to the memory cell array to control the memory cell array based on parallel command data. A second serial/parallel converter is connected between the input/output circuit and the command decoder to convert the serial command data, which is received from the input/output circuit, to the parallel command data and provide the parallel command data to the command decoder. The second serial/parallel converter is adjacent to the command decoder. A write amplifier receives parallel write data and writes data to the memory cell activated by the address decoder. A third serial/parallel converter is connected between the write amplifier and the input/output circuit to convert the serial write data, which is received from the input/output circuit, to the parallel write data and provide the parallel write data to the write amplifier. The third serial/parallel converter is adjacent to the write amplifier.
- Other aspects and advantages of the present invention will become apparent from the following description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.
- The invention, together with objects and advantages thereof, may best be understood by reference to the following description of the presently preferred embodiments together with the accompanying drawings in which:
- FIG. 1 is a schematic block diagram of a prior art memory device; and
- FIG. 2 is a schematic block diagram of a semiconductor memory device according to a preferred embodiment of the present invention.
- A
semiconductor memory device 100 according to a preferred embodiment of the present invention will now be described with reference to FIG. 2. The semiconductor memory device is connected to an external device (not shown) and operated based on control information (AD-S, CC-S). Thesemiconductor memory device 100 includes amemory cell 11, anaddress decoder 12, asense amplifier 13, awrite amplifier 14, acommand decoder 15, a first serial/parallel converter 16 a, a parallel/serial converter 16 b, a second serial/parallel converter 16 c, a third serial/parallel converter 16 d, and an input/output (I/O)circuit 17. - The
memory cell array 11 includes a plurality of memory cells, which are arranged in a matrix-like manner, and selection circuits, each of which is provided for each row and each column to selectively activate each memory cell. Theaddress decoder 12 responds to parallel address data AD-P and selectively activates certain rows and columns in thememory cell array 11. Thesense amplifier 13 is connected to each row of thememory cell array 11 to generate parallel read data RD-P from the data stored in the activated memory cell. Thewrite amplifier 14 is connected to each column of thememory cell array 11 to write data to the memory cells. Thememory cell array 11, theaddress decoder 12, thesense amplifier 13, and thewrite amplifier 14 are similar to the correspondingmemory cell array 1, addressdecoder 2,sense amplifier 3, and writeamplifier 14 of FIG. 1. - The
command decoder 15 controls thememory cell array 11 in response to parallel command data CC-P. For example, when the command data CC-P instructs data reading, thecommand decoder 15 operates thememory cell array 11 in a read mode and connects the activated memory cell to thesense amplifier 13. Further, when the command data CC-P instructs data writing, thecommand decoder 15 operates thememory cell array 11 in a write mode and connects the activated memory cell to thewrite amplifier 14. - The first serial/
parallel converter 16 a, which is preferably arranged adjacent to theaddress decoder 12, converts serial address data AD-S to parallel address data AD-P and provides the parallel address data AD-P to theaddress decoder 12. In the read mode, the parallel/serial converter 16 b, which is preferably arranged adjacent to thesense amplifier 13, converts parallel read data RD-P, which is provided from thesense amplifier 13, to serial read data RD-S and provides the serial read data RD-S to the I/O circuit 17. - The second serial/
parallel converter 16 c, which is preferably arranged adjacent to thewrite amplifier 14, converts serial write data WD-S to parallel write data WD-P and provides the parallel write data WD-P to thewrite amplifier 14. - The third serial/
parallel converter 16 d, which is preferably arranged adjacent to thecommand decoder 15, converts serial command data CC-S to parallel command data CC-P and provides the parallel command data CC-P to thecommand decoder 15. - The I/
O circuit 17 is connected to the first, second, and third serial/parallel converters serial converter 16 b. The I/O circuit 17 receives the serial address data AD-S, the serial write data WD-S, and the serial command data CC-S from an external device and respectively provides the serial address data AD-S, the serial write data WD-S, and the serial command data CC-S to the serial/parallel converters O circuit 17 receives the serial read data RD-S from the parallel/serial converter 16 b and directly provides the serial read data RD-S to the external device. The serial/parallel converters serial converter 16 b are each connected to the I/O circuit 17 by a single pair of wires regardless of the number of bits in each piece of data. - When fabricating the
semiconductor memory device 100 on a semiconductor substrate, the serial/parallel converters address decoder 12, thewrite amplifier 14, and thecommand decoder 15. Further, the parallel/serial converter circuit 16 b is arranged adjacent to thesense amplifier 13. Thus, even if theaddress decoder 12, thesense amplifier 13, thewrite amplifier 14, and thecommand decoder 15 are separated from the I/O circuit 17, the converters 16 a-16 d are each connected to the I/O circuit 17 by a pair of relatively fine wires. Thus, the wiring area is not increased. - The
semiconductor memory device 100 of the preferred and illustrated embodiment reduces the wiring area. Thus, thesemiconductor memory device 100 has a relatively small circuit area. This enables circuits to be laid out with fewer restrictions when fabricating thesemiconductor memory device 100. This feature is especially advantageous when thesemiconductor memory device 100 has a large capacity and the memory cell array is large. - In addition to the
semiconductor memory device 100 of the preferred and illustrated embodiment, the present invention may be applied to a semiconductor device having read only memory cells or non-volatile memory cells. When applying the present invention to a semiconductor device having read only memory cells, thewrite amplifier 14 and the second serial/parallel converter 16 c are not required. - It should be apparent to those skilled in the art that the present invention may be embodied in many other specific forms without departing from the spirit or scope of the invention. Therefore, the present examples and embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalence of the appended claims.
Claims (4)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12-085824 | 2000-03-27 | ||
JP2000-085824 | 2000-03-27 | ||
JP2000085824A JP2001273773A (en) | 2000-03-27 | 2000-03-27 | Semiconductor memory |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010024397A1 true US20010024397A1 (en) | 2001-09-27 |
US6327206B2 US6327206B2 (en) | 2001-12-04 |
Family
ID=18602085
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/816,609 Expired - Lifetime US6327206B2 (en) | 2000-03-27 | 2001-03-23 | Semiconductor memory device including serial/parallel conversion circuit |
Country Status (4)
Country | Link |
---|---|
US (1) | US6327206B2 (en) |
JP (1) | JP2001273773A (en) |
KR (1) | KR100390615B1 (en) |
TW (1) | TW594782B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004029978A1 (en) * | 2002-09-24 | 2004-04-08 | Sandisk Corporation | Highly compact non-volatile memory and method therefor with internal serial buses |
WO2004029976A1 (en) * | 2002-09-24 | 2004-04-08 | Sandisk Corporation | Highly compact non-volatile memory and method thereof |
US6940753B2 (en) | 2002-09-24 | 2005-09-06 | Sandisk Corporation | Highly compact non-volatile memory and method therefor with space-efficient data registers |
US20070133310A1 (en) * | 2005-12-13 | 2007-06-14 | Microchip Technology Incorporated | Memory using a single-node data, address and control bus |
US7974124B2 (en) | 2009-06-24 | 2011-07-05 | Sandisk Corporation | Pointer based column selection techniques in non-volatile memories |
US8842473B2 (en) | 2012-03-15 | 2014-09-23 | Sandisk Technologies Inc. | Techniques for accessing column selecting shift register with skipped entries in non-volatile memories |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3848038B2 (en) * | 2000-01-12 | 2006-11-22 | 株式会社日立製作所 | Semiconductor integrated circuit |
KR100372247B1 (en) * | 2000-05-22 | 2003-02-17 | 삼성전자주식회사 | semiconductor memory device having prefetch operation mode and data transfer method for reducing the number of main data lines |
US6829191B1 (en) * | 2003-12-03 | 2004-12-07 | Hewlett-Packard Development Company, L.P. | Magnetic memory equipped with a read control circuit and an output control circuit |
KR100642639B1 (en) * | 2004-10-25 | 2006-11-10 | 삼성전자주식회사 | semiconductor memory device |
US7280417B2 (en) * | 2005-04-26 | 2007-10-09 | Micron Technology, Inc. | System and method for capturing data signals using a data strobe signal |
JP5022783B2 (en) * | 2007-06-07 | 2012-09-12 | オンセミコンダクター・トレーディング・リミテッド | Data output circuit |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0713898A (en) * | 1993-06-29 | 1995-01-17 | Mitsubishi Electric Corp | Semiconductor integrated circuit device |
-
2000
- 2000-03-27 JP JP2000085824A patent/JP2001273773A/en active Pending
-
2001
- 2001-03-23 US US09/816,609 patent/US6327206B2/en not_active Expired - Lifetime
- 2001-03-26 KR KR10-2001-0015572A patent/KR100390615B1/en not_active IP Right Cessation
- 2001-03-27 TW TW090107129A patent/TW594782B/en not_active IP Right Cessation
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060220101A1 (en) * | 2002-09-24 | 2006-10-05 | Raul-Adrian Cernea | Highly Compact Non-Volatile Memory and Method Therefor With Internal Serial Buses |
US7447070B2 (en) | 2002-09-24 | 2008-11-04 | Sandisk Corporation | Highly compact non-volatile memory and method therefor with internal serial buses |
US6891753B2 (en) | 2002-09-24 | 2005-05-10 | Sandisk Corporation | Highly compact non-volatile memory and method therefor with internal serial buses |
US6940753B2 (en) | 2002-09-24 | 2005-09-06 | Sandisk Corporation | Highly compact non-volatile memory and method therefor with space-efficient data registers |
US6983428B2 (en) | 2002-09-24 | 2006-01-03 | Sandisk Corporation | Highly compact non-volatile memory and method thereof |
US7085159B2 (en) | 2002-09-24 | 2006-08-01 | Sandisk Corporation | Highly compact non-volatile memory and method therefor with internal serial buses |
WO2004029976A1 (en) * | 2002-09-24 | 2004-04-08 | Sandisk Corporation | Highly compact non-volatile memory and method thereof |
US8977992B2 (en) | 2002-09-24 | 2015-03-10 | Innovative Memory Systems, Inc. | Highly compact non-volatile memory and method thereof |
WO2004029978A1 (en) * | 2002-09-24 | 2004-04-08 | Sandisk Corporation | Highly compact non-volatile memory and method therefor with internal serial buses |
US8225242B2 (en) | 2002-09-24 | 2012-07-17 | Sandisk Technologies Inc. | Highly compact non-volatile memory and method thereof |
US20070133310A1 (en) * | 2005-12-13 | 2007-06-14 | Microchip Technology Incorporated | Memory using a single-node data, address and control bus |
US7376020B2 (en) | 2005-12-13 | 2008-05-20 | Microchip Technology Incorporated | Memory using a single-node data, address and control bus |
WO2007075336A3 (en) * | 2005-12-13 | 2007-08-23 | Microchip Tech Inc | Memory using a single-node data, address and control bus |
US7974124B2 (en) | 2009-06-24 | 2011-07-05 | Sandisk Corporation | Pointer based column selection techniques in non-volatile memories |
US8842473B2 (en) | 2012-03-15 | 2014-09-23 | Sandisk Technologies Inc. | Techniques for accessing column selecting shift register with skipped entries in non-volatile memories |
Also Published As
Publication number | Publication date |
---|---|
US6327206B2 (en) | 2001-12-04 |
JP2001273773A (en) | 2001-10-05 |
TW594782B (en) | 2004-06-21 |
KR100390615B1 (en) | 2003-07-07 |
KR20010090564A (en) | 2001-10-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6496409B2 (en) | Variable capacity semiconductor memory device | |
US6327206B2 (en) | Semiconductor memory device including serial/parallel conversion circuit | |
US9620218B2 (en) | Memory system and assembling method of memory system | |
KR20080027448A (en) | Semiconductor memory device | |
EP0385389B1 (en) | Semiconductor integrated circuit memory enabling memory write masking | |
KR980011441A (en) | Semiconductor memory | |
US6947322B2 (en) | Semiconductor memory device | |
US5280451A (en) | Signature circuit for non-volatile memory device | |
US10607660B2 (en) | Nonvolatile memory device and operating method of the same | |
US7430150B2 (en) | Method and system for providing sensing circuitry in a multi-bank memory device | |
US5963500A (en) | Semiconductor memory device | |
US6584013B2 (en) | Semiconductor memory device having increased memory capacity while reducing mounting area and stand-by current | |
US6400597B1 (en) | Semiconductor memory device | |
US7405993B2 (en) | Control component for controlling a semiconductor memory component in a semiconductor memory module | |
US6219297B1 (en) | Dynamic random access memory that can be controlled by a controller for a less integrated dynamic random access memory | |
JP2001243781A (en) | Semiconductor memory | |
JPH11296430A (en) | Storage device and flash memory | |
KR100214465B1 (en) | Semiconductor memory device having address and data pins | |
US6606268B2 (en) | Non-volatile semiconductor integrated circuit | |
US6359811B1 (en) | Semiconductor integrated circuit with random access memory testing | |
JP3035956B2 (en) | Write-maskable semiconductor memory device | |
JP2973895B2 (en) | Semiconductor storage device | |
US6859398B2 (en) | Semiconductor memory component | |
JP2000194598A (en) | Semiconductor integrated circuit device | |
US6687182B2 (en) | Semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANYO ELECTRIC CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KUBOTA, NORIHIKO;YOSHIKAWA, SADAO;REEL/FRAME:011664/0564 Effective date: 20010321 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:026594/0385 Effective date: 20110101 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANYO ELECTRIC CO., LTD;REEL/FRAME:032836/0342 Effective date: 20110101 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087 Effective date: 20160415 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 |