US11152856B2 - Device for limiting a power loss during the sampling of a digital signal - Google Patents
Device for limiting a power loss during the sampling of a digital signal Download PDFInfo
- Publication number
- US11152856B2 US11152856B2 US16/738,734 US202016738734A US11152856B2 US 11152856 B2 US11152856 B2 US 11152856B2 US 202016738734 A US202016738734 A US 202016738734A US 11152856 B2 US11152856 B2 US 11152856B2
- Authority
- US
- United States
- Prior art keywords
- sampling
- current
- signal
- digital signal
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
- G11C27/02—Sample-and-hold arrangements
- G11C27/024—Sample-and-hold arrangements using a capacitive memory element
- G11C27/028—Current mode circuits, e.g. switched current memories
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/157—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators with digital control
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/262—Current mirrors using field-effect transistors only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
Definitions
- the present invention relates to a device for limiting a power loss during the sampling of a digital signal.
- the voltage representing the digital signal or the current representing the digital signal is measured at certain points in time and assigned to a signal value representing a value range, for example a high level or a low level.
- the invention enlarges the technical knowledge in the form of devices according to the invention, which reduce the power loss during the sampling of a digital signal, in that the current flow along the signal path is reduced in sampling pauses.
- a device for this purpose, comprises a circuit disposed in the signal path of the digital signal, the circuit being configured to reduce a current flow along the signal path in response to a control signal which indicates a sampling pause.
- signal path can be understood to be, in particular, an electrically conductive connection (during the sampling) between a circuit generating the digital signal (transmitter) and a circuit receiving the digital signal (receiver), via which the sampling is carried out.
- the circuit may be connected upstream from a digital input and “passes on” the digital signal only if the signal present at the input is actually read in.
- the signal present at the input may be read in cyclically (for example controlled by a timer), so that (sampling) pauses, in which the signal is not read in, are present during the read-in points in time.
- control signal can be understood to be, in particular, an electrical signal, which controls, for example, an electronic component (e.g. a transistor), via which the circuit may be switched from a first mode, in which the digital signal is (essentially) “passed through,” into a second mode, in which the current flow to the input is reduced.
- the control signal may have a first voltage, for example during the (sampling) pauses, and a second voltage at read-in points in time (which is, for example, higher than the first voltage).
- sampling can be understood to be, in particular, a measurement and assignment of a digital signal to a signal value.
- the term “sampling pause,” as used in the description and the claims, can be understood to be, in particular, a period of time during which no measurement and assignment of a digital signal to a signal value is carried out, or during which the carried-out assignment does not continue to be used (.e. is ignored and overwritten from that point on).
- the circuit preferably includes a current-limiting circuit, and the current-limiting circuit is varied by a switching element which is controlled by the control signal.
- the current-limiting circuit preferably includes an input resistor, the current flow through the current-limiting circuit being limited by the input resistor for the purpose of reducing the power loss.
- the digital signal preferably comprises current/voltage levels in a lower current/voltage level range and an upper current/voltage level range.
- the device is configured to generate a control signal which indicates a sampling pause when a sampling value is in the upper current/voltage level range and to not generate the control signal which indicates a sampling pause when a sampling value is in the lower current/voltage level range.
- the device is preferably configured to sample the digital signal at certain points in time, to detect a sampling value and to generate the control signal which indicates a sampling pause when the sampling value is in the upper current/voltage level range, the current/voltage level range of the digital signal being reduced along the signal path during the sampling pause for the purpose of limiting the power loss by the device.
- the current level of the digital signal is preferably reduced along the signal path during the sampling pause for the purpose of limiting the power loss by the device.
- the device preferably further includes a microcontroller and a memory element and is configured to store a sampling value in the memory element in response to a request signal of the microcontroller and to indicate a sampling pause after the storage until the microcontroller generates a subsequent request signal.
- the device is preferably configured to generate the control signal which indicates a sampling pause, when a sampling pause is indicated and the sampling value stored in the memory element corresponds to a high level.
- the device preferably comprises a switching element, which switches an electrically conductive connection between the signal path and ground when the control signal which indicates a sampling pause is present at a control input of the switching element.
- the device is preferably configured to generate a sampling value while the control signal is indicating the sampling pause and to determine whether the device is malfunctioning based on the sampling value.
- FIG. 1 shows a block diagram of a device according to the invention
- FIG. 2 shows a block diagram of another device according to the invention
- FIG. 3 shows a circuit diagram of a current-limiting circuit comprised in a device according to the invention
- FIG. 4 shows a process for identifying faults
- FIG. 5 shows a procedure for generating the control signal
- FIG. 6 shows another procedure for generating the control signal.
- FIG. 1 shows a block diagram of a device 10 according to the invention.
- Device 10 comprises a receiver 12 (for example, a microcontroller) and a circuit 16 connected upstream from an input 14 of receiver 12 .
- Circuit 16 is configured to reduce a current flow I along signal path 18 in response to a control signal S of receiver 12 which indicates a sampling pause P, in that signal path 18 is interrupted with the aid of a switch 16 a. The power loss may be reduced thereby when sampling a digital signal D, which is output by a transmitter 20 .
- a deactivation of transmitter 20 for example, a sensor
- transmitter 20 requires a constant power supply to operate correctly.
- a resistor is disposed in parallel to switch 16 a, so that the current flow does not cease entirely even during sampling pauses P, and input 14 does not become de-energized even in sampling pauses P.
- the read-in sampling value may then be stored in a memory element 30 of receiver 12 , memory element 30 being able to be overwritten with a new (instantaneous) value during each sampling operation.
- Receiver 12 may also read out and further process the sampling value from memory element 30 at any time.
- FIG. 3 shows a circuit diagram of a possible embodiment of a current-limiting circuit 22 comprised in a device 10 according to the invention.
- Current-limiting circuit 22 includes a first transistor 24 placed in the signal path, which may be opened and closed with the aid of a control signal S. If a sufficiently high switching voltage is applied to a base of a second transistor 26 , the latter becomes conductive, whereby the voltage present at the base of first transistor 24 is reduced. Due to the reduced base voltage, first transistor 24 becomes highly resistive, and current flow I trough first transistor 24 is reduced (sampling pause P).
- first transistor 24 becomes highly resistive, whereby the voltage present at the base of first transistor 24 is increased.
- First transistor 24 becomes low-resistive thereby, and current flow I trough first transistor 24 is increased
- Current flow I which sets in through first transistor 24 may be adapted to input 14 of receiver 12 by dimensioning resistor 28 .
- an input voltage of 220 volts may thus be converted into an output voltage of 11 volts, whereby input 14 may be implemented with less powerful components.
- steps may be taken to check whether input 14 of receiver 12 is operating correctly. For example, if no change in signal lein read in by receiver 12 is apparent, despite the switching between sampling pauses P and sampling phases A, it may be concluded that input 14 of receiver 12 is not functioning correctly. This may be advantageous, in particular in the case of safety-oriented receivers 12 .
- the indication of individual sampling pauses P may be suppressed if sampling value lein corresponds to a low level.
- the switching complexity may be reduced thereby without any significant increase in the power loss, since much less power loss occurs at a low level, in which the current/voltage level of digital signal D is in a lower current/voltage level range, than at a high level, in which the digital signal is in an upper current/voltage level range.
- a sampling phase A may be immediately terminated if a high level has been read in and stored in memory 30 of receiver 12 , whereby the power loss may be reduced even further.
Abstract
Description
Claims (12)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE202019100080.5U DE202019100080U1 (en) | 2019-01-09 | 2019-01-09 | Device for limiting a power loss when sampling a digital signal |
DE202019100080.5 | 2019-01-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200220459A1 US20200220459A1 (en) | 2020-07-09 |
US11152856B2 true US11152856B2 (en) | 2021-10-19 |
Family
ID=68965608
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/738,734 Active US11152856B2 (en) | 2019-01-09 | 2020-01-09 | Device for limiting a power loss during the sampling of a digital signal |
Country Status (4)
Country | Link |
---|---|
US (1) | US11152856B2 (en) |
EP (1) | EP3680908A1 (en) |
CN (1) | CN111431516A (en) |
DE (1) | DE202019100080U1 (en) |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5410269A (en) | 1992-05-27 | 1995-04-25 | Oki Electric Industry Co., Ltd. | Sample-and-hold circuit |
DE69737573T2 (en) | 1996-10-29 | 2008-03-06 | Hitachi, Ltd. | Redundant data processing system |
US20080150590A1 (en) | 2006-12-06 | 2008-06-26 | Cheng-Chung Hsu | Track and hold circuit |
US20110002062A1 (en) | 2003-11-21 | 2011-01-06 | Agere Systems Inc. | Analog multiplexer circuits and methods |
US20110032085A1 (en) * | 2009-08-07 | 2011-02-10 | General Electric Company | Apparatus for controlling integrated lighting ballasts in a series scheme |
US20130285667A1 (en) * | 2010-12-27 | 2013-10-31 | Primearth Ev Energy Co., Ltd. | Voltage detection circuit |
EP2890001A1 (en) | 2012-08-24 | 2015-07-01 | Hitachi Automotive Systems, Ltd. | Motor driving circuit, motor driving system, electric power steering system, electric brake system, and vehicle driving system |
US20150318841A1 (en) | 2013-03-11 | 2015-11-05 | Analog Devices Global | Method of improving noise immunity in a signal processing apparatus, and a signal processing apparatus having improved noise immunity |
US9261541B2 (en) | 2007-09-28 | 2016-02-16 | Maxim Integrated Products, Inc. | Sampling device and circuit having a single voltage supply |
US20180076808A1 (en) | 2016-09-12 | 2018-03-15 | Analog Devices, Inc. | Input buffer |
US20200052711A1 (en) * | 2018-08-08 | 2020-02-13 | Infineon Technologies Ag | Using a sampling switch for multiple evaluation units |
-
2019
- 2019-01-09 DE DE202019100080.5U patent/DE202019100080U1/en active Active
- 2019-12-18 EP EP19217537.0A patent/EP3680908A1/en active Pending
-
2020
- 2020-01-06 CN CN202010010618.1A patent/CN111431516A/en active Pending
- 2020-01-09 US US16/738,734 patent/US11152856B2/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5410269A (en) | 1992-05-27 | 1995-04-25 | Oki Electric Industry Co., Ltd. | Sample-and-hold circuit |
DE69737573T2 (en) | 1996-10-29 | 2008-03-06 | Hitachi, Ltd. | Redundant data processing system |
US20110002062A1 (en) | 2003-11-21 | 2011-01-06 | Agere Systems Inc. | Analog multiplexer circuits and methods |
US20080150590A1 (en) | 2006-12-06 | 2008-06-26 | Cheng-Chung Hsu | Track and hold circuit |
US9261541B2 (en) | 2007-09-28 | 2016-02-16 | Maxim Integrated Products, Inc. | Sampling device and circuit having a single voltage supply |
US20110032085A1 (en) * | 2009-08-07 | 2011-02-10 | General Electric Company | Apparatus for controlling integrated lighting ballasts in a series scheme |
US20130285667A1 (en) * | 2010-12-27 | 2013-10-31 | Primearth Ev Energy Co., Ltd. | Voltage detection circuit |
EP2890001A1 (en) | 2012-08-24 | 2015-07-01 | Hitachi Automotive Systems, Ltd. | Motor driving circuit, motor driving system, electric power steering system, electric brake system, and vehicle driving system |
US20150318841A1 (en) | 2013-03-11 | 2015-11-05 | Analog Devices Global | Method of improving noise immunity in a signal processing apparatus, and a signal processing apparatus having improved noise immunity |
US20180076808A1 (en) | 2016-09-12 | 2018-03-15 | Analog Devices, Inc. | Input buffer |
US20200052711A1 (en) * | 2018-08-08 | 2020-02-13 | Infineon Technologies Ag | Using a sampling switch for multiple evaluation units |
Also Published As
Publication number | Publication date |
---|---|
DE202019100080U1 (en) | 2020-04-15 |
US20200220459A1 (en) | 2020-07-09 |
CN111431516A (en) | 2020-07-17 |
EP3680908A1 (en) | 2020-07-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7015716B2 (en) | Method for detecting a power load of a power supply module according to duty cycle detection, and related device | |
US20130311795A1 (en) | Power supply management system and method for server | |
US20090140749A1 (en) | Device for Measuring a Load Current | |
EP0861443A1 (en) | Variable voltage component tester | |
JP4660680B2 (en) | Voltage level detection circuit | |
US20170229269A1 (en) | Systems and methods for controlling relay activation timing | |
JP6272379B2 (en) | Cable inspection device and cable inspection system | |
US11152856B2 (en) | Device for limiting a power loss during the sampling of a digital signal | |
CA2356002A1 (en) | Method and apparatus for device-dependent calibration of relays for high accuracy operation at zero-crossing of input power signal | |
NL1021168C2 (en) | Switching unit, electrical device comprising such a switching unit, use of such a switching unit, and method for switching a connection between a mains and a load. | |
US8330505B2 (en) | Protection circuit for driving capacitive loads | |
US6727721B2 (en) | Method for switching from a first operating condition of an integrated circuit to a second operating condition of the integrated circuit | |
US10564205B2 (en) | Voltage abnormality detection circuit and semiconductor device | |
TW201417433A (en) | Over current protection chip of power supply and configuration method thereof | |
US2591810A (en) | Electrical time-delay network | |
KR20220104215A (en) | Voltage detection and adaptation method, device control method, apparatus, and storage medium | |
JP2002182758A (en) | Voltage regulator circuit | |
US6173242B1 (en) | Circuit for simulating a break-over component | |
US3364419A (en) | Relay contact chatter test circuit | |
JP5898971B2 (en) | Semiconductor test apparatus, semiconductor test method, and semiconductor device | |
CN110767502B (en) | Method, controller and system for regulating current of coil | |
JPS6016129A (en) | Power source resetting circuit | |
EP0909030B1 (en) | Integrated device for use in a monostable circuit | |
JP2000029545A (en) | Direct-current voltage power pack | |
US20050030682A1 (en) | Input circuit and method for the operation thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: WAGO VERWALTUNGSGESELLSCHAFT MBH, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PATZELT, ANDREAS;VOSS, CHRISTIAN;SIGNING DATES FROM 20200212 TO 20200213;REEL/FRAME:051933/0650 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |