US11092763B2 - Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture - Google Patents

Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture Download PDF

Info

Publication number
US11092763B2
US11092763B2 US16/052,151 US201816052151A US11092763B2 US 11092763 B2 US11092763 B2 US 11092763B2 US 201816052151 A US201816052151 A US 201816052151A US 11092763 B2 US11092763 B2 US 11092763B2
Authority
US
United States
Prior art keywords
metal layer
layer
forming
coaxial wire
trace structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US16/052,151
Other versions
US20180341078A1 (en
Inventor
Daniel J. Buvid
Eric J. Campbell
Sarah K. Czaplewski
Christopher W. Steffen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US16/052,151 priority Critical patent/US11092763B2/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: STEFFEN, CHRISTOPHER W., BUVID, DANIEL J., CAMPBELL, ERIC J., CZAPLEWSKI, SARAH K.
Publication of US20180341078A1 publication Critical patent/US20180341078A1/en
Application granted granted Critical
Publication of US11092763B2 publication Critical patent/US11092763B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B33ADDITIVE MANUFACTURING TECHNOLOGY
    • B33YADDITIVE MANUFACTURING, i.e. MANUFACTURING OF THREE-DIMENSIONAL [3-D] OBJECTS BY ADDITIVE DEPOSITION, ADDITIVE AGGLOMERATION OR ADDITIVE LAYERING, e.g. BY 3-D PRINTING, STEREOLITHOGRAPHY OR SELECTIVE LASER SINTERING
    • B33Y10/00Processes of additive manufacturing
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B33ADDITIVE MANUFACTURING TECHNOLOGY
    • B33YADDITIVE MANUFACTURING, i.e. MANUFACTURING OF THREE-DIMENSIONAL [3-D] OBJECTS BY ADDITIVE DEPOSITION, ADDITIVE AGGLOMERATION OR ADDITIVE LAYERING, e.g. BY 3-D PRINTING, STEREOLITHOGRAPHY OR SELECTIVE LASER SINTERING
    • B33Y80/00Products made by additive manufacturing
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/02Optical fibres with cladding with or without a coating
    • G02B6/02033Core or cladding made from organic material, e.g. polymeric material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01BCABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B13/00Apparatus or processes specially adapted for manufacturing conductors or cables
    • H01B13/016Apparatus or processes specially adapted for manufacturing conductors or cables for manufacturing co-axial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486Via connections through the substrate with or without pins
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49894Materials of the insulating layers or coatings
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0014Shaping of the substrate, e.g. by moulding
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/4201Packages, e.g. shape, construction, internal or external details
    • G02B6/4274Electrical aspects
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/43Arrangements comprising a plurality of opto-electronic elements and associated optical interconnections
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/44Mechanical structures for providing tensile strength and external protection for fibres, e.g. optical transmission cables
    • G02B6/4401Optical cables
    • G02B6/4415Cables for special applications
    • G02B6/4416Heterogeneous cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/11001Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/11005Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for aligning the bump connector, e.g. marks, spacers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1131Manufacturing methods by local deposition of the material of the bump connector in liquid form
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/114Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/11444Manufacturing methods by blanket deposition of the material of the bump connector in gaseous form
    • H01L2224/1145Physical vapour deposition [PVD], e.g. evaporation, or sputtering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13116Lead [Pb] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49123Co-axial cable

Definitions

  • the present invention generally relates to interconnect structures, and more particularly to forming coaxial wire structures through dielectric structures.
  • An interposer is a form of interconnect that is placed between a printed circuit board (PCB) and a processor. As chips continue to scale, chips become denser requiring a higher pin count for the input/output (I/O). An interposer is used to spread a connection to a wider pitch or to re-route to a different connection.
  • Some conventional interconnect structure employ coaxial wires. In conventional interconnect structures that extend through a substrate, coaxial wires are limited to being straight.
  • a method of forming a coaxial wire includes providing a sacrificial trace structure using an additive forming method, the sacrificial trace structure having a geometry for the coaxial wire, and forming a continuous seed metal layer on the sacrificial trace structure.
  • the sacrificial trace structure may be removed and a first interconnect metal layer may be formed on the continuous seed layer.
  • An electrically insulating layer may then be formed on the first interconnect metal layer, and a second interconnect metal layer is formed on the electrically insulating layer.
  • a dielectric material is formed on the second interconnect metal layer to encapsulate a majority of an assembly of the first interconnect metal layer, electrically insulating layer and second interconnect metal layer that provides said coaxial wire. Ends of the coaxial wire may be exposed through opposing surfaces of the dielectric material to provide that the coaxial wire extends through that dielectric material.
  • the method of forming the coaxial wire includes providing a sacrificial trace structure using an additive forming method, the sacrificial trace structure having a geometry for the coaxial wire having at least one non-linear portion, and forming a continuous seed metal layer on the sacrificial trace structure.
  • the sacrificial trace structure may be removed, wherein the continuous seed metal layer remains.
  • a first interconnect metal layer is formed on the continuous seed layer having the at least one non-linear portion.
  • An electrically insulating layer is then formed on the first interconnect metal layer, and a second interconnect metal layer is formed on the electrically insulating layer having said at least one non-linear portion.
  • a dielectric material is formed on the second interconnect metal layer to encapsulate a majority of an assembly of the first interconnect metal layer, electrically insulating layer and second interconnect metal layer that provides said coaxial wire having the at least one non-linear portion.
  • the ends of the coaxial wire are exposed through opposing surfaces of the dielectric material to provide a coaxial wire extending through the dielectric material.
  • a coaxial wire structure in another aspect of the present disclosure, includes a dielectric base material, and a metal based interconnect structure extending through said dielectric base material from a first side of the dielectric base material to an opposing second side of the dielectric base material. At least one metal line of the metal based interconnect structure has a curvature extending from the first side of the dielectric base material to said second side of said dielectric base material, the metal based interconnect structure being an assembly of a first metal interconnect layer and a second metal interconnect layer separated from each other by an electrically insulating layer.
  • a method of forming an optical fiber includes forming an optical fiber from a polymeric material using an additive forming method, wherein a geometry for the optical fiber comprises at least one non-linear portion.
  • a cladding layer is formed on the optical fiber.
  • a dielectric material may then be formed on the cladding layer to encapsulate a majority of an assembly of the cladding layer and the optical fiber. The ends of the assembly are exposed through opposing surfaces of the dielectric material to provide an optical fiber extending through the dielectric material.
  • a structure including an optical fiber that includes a dielectric base material, and a polymeric optical fiber extending through said dielectric base material from a first side of the dielectric base material to an opposing second side of the dielectric base material.
  • the at least one polymeric optical fiber has at least one non-linear portion.
  • the polymeric optical fiber and the dielectric base material separated from each other by at least one metal cladding layer.
  • FIG. 1A is a side cross-sectional view depicting one embodiment of a structure including a coaxial wire that includes non-linear portions provided by linear metal wires intersecting at angles.
  • FIG. 1B is a side cross-sectional view depicting one embodiment of a structure including a coaxial wire that includes non-linear portions provided by portions having at least one curvature.
  • FIG. 1C is a magnified side cross-sectional view of a portion of a coaxial wire that may be incorporated into the structures depicted in FIGS. 1A and 1B .
  • FIG. 1D is a magnified side cross-sectional view of a portion of an optical fiber that may be incorporated into the structures depicted in FIGS. 1A and 1B .
  • FIG. 2 is a side cross-sectional view depicting providing a sacrificial trace structure using an additive forming method, in accordance with one embodiment of the present disclosure.
  • FIG. 3 is a side cross-sectional view depicting forming a continuous seed metal layer on the sacrificial trace structure, in accordance with one embodiment of the present disclosure.
  • FIG. 4 is a side cross-sectional view depicting one embodiment of removing the sacrificial trace structure, wherein the continuous seed metal layer remains, in accordance with one embodiment of the present disclosure.
  • FIG. 5 is a side cross-sectional view depicting one embodiment of forming an first metal wiring layer on the continuous seed layer.
  • FIG. 6 is a side cross-sectional view depicting one embodiment of forming an electrically insulating layer on the first metal wiring layer.
  • FIG. 7 is a side cross-sectional view depicting one embodiment of forming a second metal wiring layer on the electrically insulating layer.
  • FIG. 8 is a side cross-sectional view depicting a dielectric material may then be formed on the assembly of the second metal wiring layer, the electrically insulating layer and the first metal wiring layer to encapsulate a majority of the coaxial metal wire, in accordance with one embodiment of the present disclosure.
  • FIG. 9 is top down planar view depicting forming pads for solder bump processing of the structure depicted in FIG. 8 .
  • FIG. 10 is a side cross-sectional view depicting a method of forming an optical fiber using an additive forming method, and forming a first cladding layer on the optical fiber, in accordance with one embodiment of the present disclosure.
  • FIG. 11 is a side cross-sectional view depicting forming a second cladding layer on the optical fiber depicted in FIG. 10 , in accordance with one embodiment of the present disclosure.
  • FIG. 12 is a side cross-sectional view depicting forming a supporting material around the optical fiber and cladding layers, in accordance with one embodiment of the present disclosure.
  • FIG. 13 is a top down planar view of the forming pads for communication to the fiber optic and cladding layers depicted in FIG. 12 .
  • the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the embodiments of the disclosure, as it is oriented in the drawing figures.
  • the term “positioned on” means that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure, e.g. interface layer, may be present between the first element and the second element.
  • intervening elements such as an interface structure, e.g. interface layer
  • directly contact means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
  • the methods and structures disclosed herein provide coaxial wire structures, and structures including fiber optics, and more particularly provide for forming structures for transmitting signals that have curvatures and angled portions through dielectric structures.
  • Copper wires, coaxial wires, interconnects and optical fibers typically seen in electrical devices, e.g., devices including printed circuit boards, interposers and package substrates, are typically limited to being manufactured in straight horizontal and vertical directions.
  • the methods and structures disclosed herein manufacture coaxial wires and optical fiber including structures, in which the coaxial wire and the optical fiber include orthogonal and curved pathways. This can allow for shorter interconnect, lower latency and lower impedance in the electrical devices employing the structures and methods described herein.
  • the following disclosed coaxial wiring structure is based off trace via hybrid structures and manufacturing methods.
  • the disclosed structures and manufacturing methods provide a greater packing density and/or signal integrity than traditional via and trace structure and would be cheaper to manufacture than coaxial structures in silicon interposer, which rely on expensive photolithography techniques.
  • FIGS. 1A-1B illustrate some embodiments, of an interposer 100 a , 100 b including one example of an interconnect structure within the scope of the present disclosure, that includes a coaxial wire structure 12 a , 12 b , 12 c , 12 d , 12 e .
  • FIG. 1A depicts one embodiment of a structure including a coaxial wire 12 a that includes non-linear portions provided by linear metal wires intersecting at an angle ⁇ .
  • FIG. 1B depicts one embodiment of a structure including a coaxial wire 12 b , 12 c , 12 d , 12 e that includes non-linear portions provided by portions having at least one curvature.
  • the coaxial wire structures 12 a , 12 b , 12 c , 12 d , 12 e each include two metal wires 2 , 3 separated by an electrically insulating material layer 4 .
  • the interposer 100 a , 100 b includes a dielectric base material, i.e., dielectric body 13 , and a coaxial wire structure 12 a , 12 b , 12 c , 12 d , 12 e extending through said dielectric base material from a first side of the dielectric base material to an opposing second side of the dielectric base material.
  • At least one metal line of the coaxial wire structure 12 a , 12 b , 12 c , 12 d , 12 e extends from the first side of the dielectric base material 13 to the second side of the dielectric base material 13 and includes a non-linear portion. Still referring to FIGS.
  • solder connections 16 may be present on opposing sides of the dielectric body 13 on exposed surfaces of the coaxial wire structure 12 a , 12 b , 12 c , 12 d , 12 e .
  • solder connections 16 may be present on opposing sides of the dielectric body 13 on exposed surfaces of the coaxial wire structure 12 a , 12 b , 12 c , 12 d , 12 e .
  • solder bumps may be present on opposing sides of the dielectric body 13 on exposed surfaces of the coaxial wire structure 12 a , 12 b , 12 c , 12 d , 12 e .
  • the coaxial wire structure 12 a , 12 b , 12 c , 12 d , 12 e extends through the dielectric body 13 an provide for electric communication across the interposer 100 a , 100 b from a first side of the interposer 100 a , 100 b that may be in electric contact with a microprocessor 200 to a second side of the interposer 100 a , 100 b .
  • the second side of the interposer 100 a , 100 b may be in contact with a supporting substrate (not shown), in which the supporting substrate may include its own interconnect structure that is to be positioned in electrical communication with the metal based interconnect structure 12 a , 12 b , 12 c , 12 d , 12 e of the interposer 100 a , 100 b.
  • the coaxial wire structures 12 a , 12 b , 12 c , 12 d , 12 e may be composed of metal wires 2 , 3 composed of any electrically conductive metal.
  • “Electrically conductive” as used through the present disclosure means a material typically having a room temperature conductivity of greater than 10 5 (S/m).
  • the metal wires 2 , 3 of the coaxial wire structure 12 a , 12 b , 12 c , 12 d , 12 e may be comprised of aluminum (Al), copper (Cu), tungsten (W), tantalum (Ta), platinum (Pt), gold (Au), silver (Ag), and other elemental metals.
  • the metal wires 2 , 3 of the coaxial wire structure 12 a , 12 b , 12 c , 12 d , 12 e may be comprised of metal nitrides, such as tantalum nitride (TaN), titanium nitride (TiN), tungsten nitride (WN), and combinations thereof.
  • metal nitrides such as tantalum nitride (TaN), titanium nitride (TiN), tungsten nitride (WN), and combinations thereof.
  • the electrically insulating layer 4 that is separating the first metal wire 2 of the coaxial wire structure 12 a , 12 b , 12 c , 12 d , 12 e from the second metal wire 3 of the coaxial wire structure 12 a , 12 b , 12 c , 12 d , 12 e may be a dielectric material, such as an oxide, e.g., silicon oxide (SiO 2 ), nitride (silicon nitride) or oxynitride.
  • the electrically insulating layer 4 may be composed of a polymeric material.
  • the electrically insulating layer 4 is selected from the group consisting of parylene, organosiloxanes, epoxies, acrylates, urethanes, silicone, polyimide, poly(phrenylene oxide), polyamide, polyester, PEEK, polyethelyene naphthalate, polyetherimide, fluoropolymers, and combinations thereof.
  • the dielectric base material of the dielectric body 13 a may be composed of SiO 2 , Si 3 N 4 , SiO x N y , SiC, SiCO, SiCOH, SiCH compounds, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers, polyimides, polyphenylene oxide, organo-inorganic materials, spin-on glasses, silsesquioxane-based materials, diamond-like carbon (DLC), amorphous hydrogenated carbon and combinations thereof.
  • DLC diamond-like carbon
  • the coaxial wire structures 12 a , 12 b , 12 c , 12 d , 12 e includes non-linear portions.
  • the coaxial wire structure 12 a may include angled portions.
  • linear line portions of the coaxial wire structure 12 a may intersect at orthogonal angles ⁇ l, as depicted in FIG. 1A .
  • Orthogonal refers to right angles, i.e., angles of 90°. It is noted that this is only one example of the angle between intersecting linear portions of the coaxial wire structure 12 a .
  • the angle ⁇ l connecting intersecting line portions of the coaxial wire structure 12 a may range from 15° to 85°. In other embodiments, the angle ⁇ l connecting intersecting line portions of the coaxial wire structure 12 a may range from 30° to 60°. In some examples, the angle ⁇ l connecting intersecting liner portions of the coaxial wire structure 12 a may be equal to 15°, 20°, 25°, 30°, 35°, 45°, 55°, 60°, 65°, 70°, 75°, 80°, 85° and 90°.
  • the coaxial wire structures 12 b , 12 c , 12 d , 12 e may include curved portions.
  • a curve is a line that is not straight.
  • the curvature of the metal lines 2 , 3 of the coaxial wire structure is a single arc extending continuously from a first side to a second side of the dielectric base material as identified by reference number 12 d .
  • the curvature of the metal lines 2 , 3 for the coaxial wire structure has multiple arcs, as depicted by the structures having reference numbers 12 b , 12 c , and 12 e .
  • the curvature may be sigmoidal.
  • the curvature for the metal lines 2 , 3 of the coaxial wire structure may include a first arc at a first side of the dielectric body 13 , and a second arc at a second side of the dielectric body 13 A, wherein a linear portion of the coaxial wire structure is present therebetween, as illustrated by the structure having reference number 12 b .
  • the coaxial wire structure may be “U” shaped, in which each end of the coaxial wire exits a single same side of the dielectric body.
  • FIG. 1A illustrates linear coaxial wires identified by reference number 12 f.
  • FIGS. 1A and 1B Although the structure depicted in FIGS. 1A and 1B , is an interposer, the methods and structures disclosed herein are equally applicable to other forms of interconnect structures, as well as printed circuit boards (PCBs) and components related to printed circuit boards (PCBs). Further details of the methods of the present disclosure are now discussed with greater detail with reference to FIGS. 2-14 .
  • FIG. 2 depicts providing a sacrificial trace structure 10 using an additive forming method.
  • sacrificial denotes a structure that facilitates the formation of a material layer within a final device structure, yet the sacrificial structure is not present in the final device structure.
  • the sacrificial trace structure 10 provides a structure having a geometry, e.g., including lines having angles or curvatures, that provides the geometry of the metal lines 2 , 3 for the later formed coaxial wire structures, e.g., the structures identified by reference numbers 12 a , 12 b , 12 c , 12 d , 12 e in FIGS. 1A-1C .
  • additive Manufacturing is an appropriate name to describe the technologies that build 3D objects by adding layer-upon-layer of material, whether the material is dielectric, plastic, metal, of semiconductor composition or combination thereof.
  • the sacrificial trace structure 10 is formed using a three dimensional additive method selected from the group consisting of stereolithography, self-propagating waveguide formation, fused deposition modeling (FDM), selective laser sintering (SLS), continuous liquid interface production (CLIP), digital light processing (DLP), material jetting, and combinations thereof.
  • FDM fused deposition modeling
  • SLS selective laser sintering
  • CLIP continuous liquid interface production
  • DLP digital light processing
  • Stereolithography a technique or process for creating three-dimensional objects, in which a computer-controlled moving laser beam is used to build up the required structure, layer by layer, from a liquid polymer that hardens on contact with laser light.
  • a stereolithography technique provides a method to build a 3D microstructure in a layer-by-layer process, which can involve a platform (e.g., substrate) that is lowered into a photo-monomer bath in discrete steps. At each layer, a laser is used to scan over the area of the photo-monomer that is to be cured (i.e., polymerized) for that particular layer. Once the layer is cured, the platform is lowered by a specific amount (i.e., determined by the processing parameters and desired feature/surface resolution), and the process is repeated until the complete 3D structure is created.
  • a specific amount i.e., determined by the processing parameters and desired feature/surface resolution
  • FDM Fused deposition modeling
  • Self-propagating waveguide formation typically includes the use of a polymer foam, or other cellular material.
  • Self-propagating waveguide may for ordered open cellular polymer materials with micro-lattice structures and features. These materials can be formed by exposing a two-dimensional mask with a pattern of circular apertures that is covering a reservoir containing a photomonomer. More specifically, collimated UV light can be used to expose liquid polymer through a mask to form polymer waveguide. Within the photomonomer, self-propagating photopolymer waveguides originate at each aperture in the direction of the UV collimated beam and polymerize together at points of intersection. By simultaneously forming an interconnected array of these fibers in three-dimensions and removing the uncured monomer, three dimensional lattice-based open-cellular polymer materials can be fabricated,
  • the sacrificial trace structure 10 is comprised of a polymeric material.
  • the sacrificial trace structure 10 can be composed of a photohardenable resin compositions comprises of at least one photo-polymerizable compound, such as a photo-polymerizable modified urethane (meth)acrylate compound, an oligoester acrylate compound, an epoxyacrylate compound, an epoxy compound, a polyimide compound, an aminoalkyd compound, and a vinyl ether compound, as a main component, and a photosensitive polymerization initiator.
  • a photo-polymerizable compound such as a photo-polymerizable modified urethane (meth)acrylate compound, an oligoester acrylate compound, an epoxyacrylate compound, an epoxy compound, a polyimide compound, an aminoalkyd compound, and a vinyl ether compound, as a main component, and a photosensitive polymerization initiator.
  • the sacrificial trace structure 10 can be composed of Acrylonitrile Butadiene Styrene ABS, Polylactic acid PLA, Polycarbonate PC, Polyamide PA, Polystyrene PS, Polyether ether ketone PEEK, lignin, rubber, and combinations thereof.
  • the sacrificial trace structure 10 may be composed of thiol-ene polymer.
  • compositions for the sacrificial trace structure 10 and additive manufacturing processes are provided for illustrative purposes and are not intended to limit the disclosed methods and structures to only the above examples.
  • the sacrificial trace structure 10 may also be formed using wire or textile layup, modular assembly, deformed perforated sheet lattice assembly, as well as other three dimensional additive methods.
  • the sacrificial trace structure 10 may include non-linear metal line portions, e.g., angled portions and curved portions, to provide coaxial wire structures similar to the non-linear metal lines 2 , 3 of the coaxial wire structures 12 a , 12 b , 12 c , 12 d , 12 e as depicted in FIGS. 1A and 1B .
  • non-linear metal line portions e.g., angled portions and curved portions
  • FIG. 3 depicts one embodiment of forming a continuous seed metal layer 11 on the sacrificial trace structure 10 .
  • the continuous seed metal layer 11 may be composed of any metal, such as nickel, copper, aluminum, tungsten, titanium, platinum, tin, gold, silver, and combinations thereof.
  • the thickness of the continuous seed metal layer 11 is selected to provide a seed layer for subsequent metal depositions, and have a thickness that is suitable to not be removed during the process step for removing the sacrificial trace structure 10 .
  • the continuous seed metal layer 11 is a deposited metal layer having a conformal thickness.
  • conformal denotes a layer having a thickness that does not deviate from greater than or less than 30% of an average value for the thickness of the layer. By continuous it is meant that the continuous seed metal layer 11 is free of breaks.
  • the continuous seed metal layer 11 may be deposited using a physical vapor deposition (PVD) process, such as sputtering and vaporative deposition.
  • the continuous seed metal layer 11 may be composed of nickel deposited using electroless plating.
  • Electroless nickel plating (EN) is an auto-catalytic chemical technique used to deposit a layer of nickel-phosphorus or nickel-boron alloy.
  • the process may employ a reducing agent, e.g., hydrated sodium hypophosphite (NaPO 2 H 2 ⁇ H 2 O) which reacts with the metal ions to deposit metal.
  • the continuous seed metal layer 11 may be formed using electroplating and/or sputtering.
  • the continuous seed metal layer 11 may be formed using atomic layer deposition (ALD) or chemical vapor deposition (CVD), e.g., plasma enhanced chemical vapor deposition (PECVD).
  • ALD atomic layer deposition
  • CVD chemical vapor deposition
  • PECVD plasma enhanced chemical vapor deposition
  • the thickness of the continuous seed metal layer 11 may have a thickness ranging from 5 nm to 100 ⁇ m. In another embodiment, the thickness of the continuous seed metal layer 11 may range from 1 ⁇ m to 100 ⁇ m. In another embodiment, the thickness of the continuous seed metal layer 11 may range from 10 nm to 50 nm.
  • the base material 9 may facilitate uniformity in the deposition of the continuous seed metal layer 11 on the portions of the sacrificial trace structure 10 that subsequently provide the metal lines of the coaxial wire structure of the interposer.
  • a block mask may be formed atop a portion of the sacrificial trace structure 10 prior to forming the continuous seed metal layer 11 to select which portions of the sacrificial trace structure 10 may be coated with the continuous seed metal layer 11 .
  • FIG. 4 depicts one embodiment of removing the sacrificial trace structure 10 , wherein the continuous seed metal layer 11 remains.
  • the sacrificial trace structure 10 may be composed of a polymeric material that may be removed by dissolving the polymeric material.
  • the sacrificial trace structure 10 may be removed by an etch process that is selective to the continuous seed metal layer 11 .
  • the term “selective” in reference to a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied.
  • a selective etch may include an etch chemistry that removes a first material selectively to a second material by a ratio of 100:1 or greater.
  • the selective etch process may be a wet chemical etch or a dry etch.
  • FIG. 5 illustrates one embodiment of forming a first metal wire layer 2 on the continuous seed metal layer 11 .
  • the first metal wire layer 2 may be deposited directly on the continuous seed metal layer 11 at a thickness that provides coaxial wire structures including hollow portions.
  • the first metal wire layer 2 is deposited directly on the continuous metal seed layer 11 at a thickness to provide solid metal lines for the coaxial wires structure of the interposer, as depicted in FIG. 5 .
  • the first metal wire layer 2 may be composed of any metal that provides an electrically conductive material.
  • the first metal wire layer 2 may be composed of copper, nickel, aluminum, titanium, tungsten, tantalum, platinum, tin, gold, silver and combinations thereof.
  • first metal wire layer 2 may be deposited using a physical vapor deposition (PVD) method, such as sputtering, evaporative deposition, and combinations thereof.
  • PVD physical vapor deposition
  • the first metal wire layer 2 may be deposited using a plating method, such as electrolytic plating, electroless plating, and combinations thereof.
  • the first metal wire layer 2 is formed composed of copper deposited using electroplating.
  • a plating bath composition that is suitable for electroplating the first metal wire layer 2 of copper may include a copper sulfate (CuSO 4 ) solution with sulfuric acid (H 2 SO 4 ).
  • electroless deposition of copper (Cu) may rely on the presence of a reducing agent, for example formaldehyde (HCHO), which reacts with the copper (Cu) metal ions to deposit the metal.
  • a reducing agent for example formaldehyde (HCHO)
  • HCHO formaldehyde
  • the metal for the first metal wire layer 2 of the coaxial wire structure may be deposited using a chemical vapor deposition (CVD) process, such as plasma enhanced chemical vapor deposition (PECVD) and metal organic chemical vapor deposition (MOCVD).
  • PECVD plasma enhanced chemical vapor deposition
  • MOCVD metal organic chemical vapor deposition
  • the metal for the first metal wire layer 2 of the coaxial wire structure may be deposited using atomic layer deposition (ALD).
  • FIG. 6 depicting one embodiment of forming an electrically insulating layer 4 on the first metal wiring layer 2 .
  • the electrically insulating layer 4 separates the first metal wire 2 of the coaxial wire structure from the subsequently formed second metal wire 3 of the coaxial wire structure.
  • the electrically insulating layer 4 may be composed of any dielectric material.
  • the electrically insulating layer 4 may be dielectric material, such as an oxide, e.g., silicon oxide (SiO 2 ), nitride (silicon nitride) or oxynitride.
  • the electrically insulating layer 4 may be composed of a polymeric material.
  • the electrically insulating layer 4 is selected from the group consisting of parylene, organosiloxanes, epoxies, acrylates, urethanes, silicone, polyimide, poly(phrenylene oxide), polyamide, polyester, PEEK, polyethelyene naphthalate, polyetherimide, fluoropolymers, and combinations thereof.
  • the electrically insulating layer 4 is formed to electrically isolate the first metal wiring layer 2 from the subsequently formed second wiring layer 3 , so that the first and second wiring layers 2 , 3 can be arranged in the geometry of a coaxial wire.
  • the first metal wiring layer 2 may be the core of the coaxial wire, e.g., solid core with substantially circular cross section, and the electrically insulating layer 4 may be deposited as a cladding layer on the core of the first metal wiring layer 2 .
  • the electrically insulating layer 4 may cover an entirety of the sidewalls of the first metal wiring layer 2 to ensure electrical isolation of the first metal wiring layer 2 from the subsequently formed second metal wiring layer.
  • the electrically insulating layer may be annular in cross-sectional geometry.
  • the electrically insulating layer 4 is typically formed using a conformal deposition process.
  • the electrically insulating layer 4 may be deposited using chemical vapor deposition (CVD).
  • Chemical vapor deposition (CVD) is a deposition process in which a deposited species is formed as a result of chemical reaction between gaseous reactants at greater than room temperature (25° C. to 900° C.); wherein solid product of the reaction is deposited on the surface on which a film, coating, or layer of the solid product is to be formed.
  • CVD processes include, but not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (PECVD), Metal-Organic CVD (MOCVD) and combinations thereof may also be employed.
  • APCVD Atmospheric Pressure CVD
  • LPCVD Low Pressure CVD
  • PECVD Plasma Enhanced CVD
  • MOCVD Metal-Organic CVD
  • the electrically insulating layer 4 is deposited using thermal growth, deposition from solution, dip coating, spray coating, and other physical vapor deposition processes.
  • FIG. 7 depicts one embodiment of forming a second metal wiring layer 3 on the electrically insulative layer 4 .
  • the second metal wire layer 3 may be composed of any metal that provides an electrically conductive material.
  • the second metal wire layer 3 may be composed of copper, nickel, aluminum, titanium, tungsten, tantalum, platinum, tin, gold, silver and combinations thereof.
  • the second metal wiring layer 3 may be deposited directly on the electrically insulating layer 4 .
  • the second metal wiring layer 3 may be a conformally deposited material.
  • the second metal wiring layer 3 may be annular in cross-sectional geometry.
  • second metal wiring layer 3 may be deposited using a physical vapor deposition (PVD) method, such as sputtering, evaporative deposition, and combinations thereof.
  • PVD physical vapor deposition
  • the second metal wire layer 3 may be deposited using a plating method, such as electrolytic plating, electroless plating, and combinations thereof.
  • the metal for the second metal wire layer 3 of the coaxial wire structure may be deposited using a chemical vapor deposition (CVD) process, such as plasma enhanced chemical vapor deposition (PECVD) and metal organic chemical vapor deposition (MOCVD).
  • the metal for the second metal wire layer 3 of the coaxial wire structure may be deposited using atomic layer deposition (ALD).
  • ALD atomic layer deposition
  • the assembly of the second metal wiring layer 3 , the electrically insulating material layer 4 and the first metal wiring layer 2 can provide a coaxial wire 12 ′.
  • the coaxial wire 12 ′ depicted in FIG. 7 does not include non-linear portions
  • the coaxial wire 12 ′ depicted in the method described with reference to FIGS. 2-9 can have any of the geometries for the coaxial wires 12 a , 12 b , 12 c , 12 d , 12 e that are illustrated in FIGS. 1A-1C that include angled portions and portions including curvatures.
  • FIG. 8 depicts one embodiment of a dielectric material 13 may then be formed on the coaxial wiring 12 ′ to encapsulate a majority of the coaxial wire 12 ′.
  • the dielectric material 13 for encapsulating the coaxial wire 12 ′ can be composed of any dielectric or polymeric material that can be deposited in a manner that fills the voids between the adjacent coaxial wires 12 ′ and provides the dielectric body 13 of the interposer.
  • the dielectric material 13 may be an oxide, nitride or oxynitride material.
  • the dielectric material 13 may be selected from the group consisting of SiO 2 , Si 3 N 4 , SiO x N y , SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon containing materials with some or all of the Si replaced by Ge, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyimides, polyphenylene oxide, or SiLKTM, other carbon containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC), also known as amorphous hydrogenated carbon, ⁇ -C:H).
  • SiO 2 , Si 3 N 4 , SiO x N y , SiC, SiCO, SiCOH, and SiCH compounds the above-mentioned silicon containing materials with some or all of the Si replaced by Ge
  • carbon doped oxides such as polyimides, polyphenylene oxide, or SiLKTM
  • the interlevel dielectric layer includes any of the aforementioned materials in porous form, or in a form that changes during processing to or from being porous and/or permeable to being non-porous and/or non-permeable.
  • the dielectric material 13 may be deposited using spin on deposition, chemical vapor deposition (CVD), deposition from solution, injection molding, transfer molding, and a vacuum may be employed to draw the dielectric material 13 within narrow passageways to ensure that the dielectric material 13 fully encapsulates the coaxial wires 12 ′.
  • FIG. 8 also depicts planarizing the opposing sidewalls of the dielectric material 13 to expose the ends of the coaxial wires 12 ′.
  • Planarizing exposes the ends of the coaxial wire 12 ′ so that the metal lines 2 , 3 extend through the dielectric body 13 and provide points for being engaged in electrical communication to the structures that are engaged to the interposer.
  • the planarization process may be provided by grinding, chemical mechanical planarization (CMP), polishing or a combination thereof.
  • FIG. 9 depicts solder bump processing of the structure depicted in FIG. 8 . More specifically, FIG. 9 illustrates the pads for connecting solder bumps to the metal wires 2 , 3 of the coaxial wire 12 ′.
  • Solder bumps also referred to as “solder balls”
  • C4 controlled collapse chip connection
  • solder refers to any metal or metallic compound or alloy that is melted and then allowed to cool in order to join two or more metallic surfaces together. Generally speaking, solders have melting temperatures in the range of 150° C. to 250° C.
  • Solder bumps may be small spheres of solder (solder balls) that are bonded to contact areas, interconnect lines or pads of semiconductor devices.
  • the solder bumps can be made from lead-free solder mixtures or lead tin solder.
  • the solder bumps 14 , 16 may be deposited using injection molding soldering (IMS) or sputtering.
  • a first pad (identified by reference number 14 ) to the first metal line 2 may be present directly under the first metal line 2 to be contacted by a first solder bump.
  • a second pad (identified by reference number 15 ) for connectivity to the second metal wire 3 through an addition solder bump may be laterally separated from the second metal wire 3 to facilitate solder bump formation in a manner that would not short to the solder bump to the first metal line 2 .
  • the second pad 15 may be connected to the second metal wire 3 through a laterally connecting portions 15 a.
  • an structure for transmitting optical signals that includes optical fibers, which is formed using additive manufacturing methods.
  • optical fibers may be formed extending through dielectric materials having curvatures and angled portions that were could previously not be formed using subtractive methods such as patterning and etching.
  • the structure for transmitting optical signals is similar to the coaxial wiring structure depicted in FIGS. 1A-1C , which the exception that the core of the structure is an optical fiber, as opposed to a metal wire 2 . Therefore the description of the metal lines of the coaxial wire having reference numbers 12 a , 12 b , 12 c , 12 d and 12 e is equally applicable to the embodiments in which the coaxial wire is substituted with a structure having an optical fiber.
  • each of the structures having reference numbers 12 a , 12 b , 12 c , 12 d and 12 e have a cross section as depicted in FIG. 1D .
  • the core of each of the structures includes an optical fiber 20 having a first and second metal cladding layer 21 , 22 positioned thereof, as depicted in FIG. 1D .
  • the structure including the optical fiber 20 may include a dielectric base material 13 ; and a polymeric optical fiber 20 extending through the dielectric base material 13 from a first side of the dielectric base material 13 to an opposing second side of the dielectric base material 13 .
  • the at least one polymeric optical fiber 20 has at least one non-linear portion.
  • all of the geometries listed for the metal lines having reference numbers 12 a , 12 b , 12 c , 12 d and 12 e are equally applicable for the assembly of the optical fiber 20 , first and second metal cladding layers 21 , 22 and the dielectric base material 13 .
  • the non-linear portion of the polymeric optical fiber 20 may be a single arc extending continuously from a first side to a second side of the dielectric base material 13 , similar to the geometry depicted for structure identified by reference number 12 d .
  • the non-linear portion of the polymeric optical fiber 20 may include at least one non-linear portion that includes multiple arcs, similar to the geometry depicted for the structures identified by reference numbers 12 b , 12 c , and 12 e .
  • the polymeric optical fiber 20 may include angled portions, similar to the geometry depicted for the structures identified by reference number 12 a .
  • any of the angles for the metal wire having reference number 12 a is applicable for an angle describing the non-linear portions of the angled optical fiber 20 .
  • an interposer may be provided including polymeric optical fibers 20 having at least one non-linear portion in combination with polymeric optical fibers 20 that are entirely linear.
  • the optical fiber carries an optical signal.
  • the polymeric composition for the polymeric optical fiber 20 may be any polymeric composition typically employed in optical fibers, which can also be used to form three dimensional structures using additive manufacturing, as described herein.
  • the polymeric optical fiber 20 may be composed of at least one of poly(methyl methacrylate)(PMMA) and polystyrene, which can have refractive indices of 1.49 and 1.59, respectively.
  • the polymeric optical fiber 20 can also be composed of silicone resin, which can have a refractive index of approximately 1.46.
  • a combination of polymeric materials may be employed.
  • PMMA and/or polystyrene can be a core material
  • silicone resin can be a cladding material for the optical fiber 20 .
  • the dielectric base material 13 for the structure including the optical fiber 20 may be similar to the dielectric base material of the structures including the coaxial wire. Therefore, the description of the dielectric base material that is provided above with reference to FIGS. 1A-9 is suitable for describing the dielectric base material 13 that can be used in the structure including the polymeric optical fiber 20 .
  • the dielectric base material 13 may be composed of SiO 2 , Si 3 N 4 , SiO x N y , SiC, SiCO, SiCOH, SiCH compounds, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers, polyimides, polyphenylene oxide, organo-inorganic materials, spin-on glasses, silsesquioxane-based materials, diamond-like carbon (DLC), amorphous hydrogenated carbon and combinations thereof.
  • DLC diamond-like carbon
  • the polymeric optical fiber 20 and the dielectric base material 13 may be separated from each other by at least one metal cladding layer 21 , 22 .
  • Each of the metal cladding layers may be composed of a metal selected from the group consisting of nickel, aluminum, copper, tantalum, titanium, platinum and combinations thereof.
  • the at least one cladding layer 21 , 22 can carry an electrical signal, e.g., carry an electrical signal similar to the function of a metal wire, across the body of the dielectric base material 13 .
  • the optical fiber carries an optical signal
  • the cladding layer carries an electrical signal.
  • FIG. 10 depicts a method of forming an optical fiber 20 using an additive forming method, and forming a first cladding layer 21 on the optical fiber.
  • the optical fiber 20 may be formed using any of the aforementioned additive forming methods that are described for forming the sacrificial trace structure 10 that is described above with reference to FIG. 2 .
  • the optical fiber 20 is being formed from a polymeric material, which is the material in which the selected geometry for the optical fiber 20 is being formed using additive manufacturing.
  • the additive manufacturing method may be selected from stereolithography, self-propagating waveguide formation, fused deposition modeling (FDM), selective laser sintering (SLS), continuous liquid interface production (CLIP), digital light processing (DLP), material jetting, wire or textile layup, modular assembly, deformed perforated sheet lattice assembly, as well as other three dimensional additive methods.
  • FDM fused deposition modeling
  • SLS selective laser sintering
  • CLIP continuous liquid interface production
  • DLP digital light processing
  • material jetting material jetting
  • wire or textile layup modular assembly
  • deformed perforated sheet lattice assembly as well as other three dimensional additive methods.
  • the first cladding layer 21 may be composed of any metal that can be deposited.
  • the deposition methods may be physical vapor deposition (PVD) process, such as sputtering, evaporative deposition, and combinations thereof.
  • the first cladding layer 21 may be deposited using a plating method, such as electrolytic plating, electroless plating, and combinations thereof.
  • the deposition process for forming the first cladding layer may also be provided by chemical vapor deposition processes, and/or atomic layer deposition (ALD).
  • FIG. 11 depicts forming a second cladding layer 22 on the optical fiber 20 depicted in FIG. 10 .
  • the second cladding layer 22 is formed directly on the first cladding layer 21 , in which the first cladding layer 21 is formed directly on the optical fiber 20 .
  • the second cladding layer 22 may be composed of any metal that can be deposited.
  • the deposition methods for forming the second cladding layer 22 may be physical vapor deposition (PVD) process, such as sputtering, evaporative deposition, and combinations thereof.
  • the second cladding layer 22 may be deposited using a plating method, such as electrolytic plating, electroless plating, and combinations thereof.
  • the deposition process for forming the second cladding layer 22 may also be provided by chemical vapor deposition processes, and/or atomic layer deposition (ALD).
  • ALD atomic layer deposition
  • FIG. 12 is a side cross-sectional view depicting forming a supporting material around the optical fiber 20 and the cladding layers 21 , 22 .
  • the supporting material can provide the dielectric base material 13 , which can be formed using spin on deposition, deposition from solution, chemical vapor deposition (CVD), as well as other known deposition processes.
  • FIG. 13 is a top down planar view of the forming pads 25 for communication to cladding layers 21 , 22 surrounding the fiber optic 20 .
  • any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
  • such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
  • This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Optics & Photonics (AREA)
  • Ceramic Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A method of forming a coaxial wire that includes providing a sacrificial trace structure using an additive forming method, the sacrificial trace structure having a geometry for the coaxial wire, and forming a continuous seed metal layer on the sacrificial trace structure. The sacrificial trace structure may be removed and a first interconnect metal layer may be formed on the continuous seed layer. An electrically insulative layer may then be formed on the first interconnect metal layer, and a second interconnect metal layer is formed on the electrically insulative layer. Thereafter, a dielectric material is formed on the second interconnect metal layer to encapsulate a majority of an assembly of the first interconnect metal layer, electrically insulative layer and second interconnect metal layer that provides said coaxial wire. Ends of the coaxial wire may be exposed through opposing surfaces of the dielectric material to provide that the coaxial wire extends through that dielectric material.

Description

BACKGROUND Technical Field
The present invention generally relates to interconnect structures, and more particularly to forming coaxial wire structures through dielectric structures.
Description of the Related Art
Copper wires and interconnects typically seen in printed circuit board (PCBs), interposers and package substrates. An interposer is a form of interconnect that is placed between a printed circuit board (PCB) and a processor. As chips continue to scale, chips become denser requiring a higher pin count for the input/output (I/O). An interposer is used to spread a connection to a wider pitch or to re-route to a different connection. Some conventional interconnect structure employ coaxial wires. In conventional interconnect structures that extend through a substrate, coaxial wires are limited to being straight.
SUMMARY
In one embodiment, a method of forming a coaxial wire is described herein that includes providing a sacrificial trace structure using an additive forming method, the sacrificial trace structure having a geometry for the coaxial wire, and forming a continuous seed metal layer on the sacrificial trace structure. The sacrificial trace structure may be removed and a first interconnect metal layer may be formed on the continuous seed layer. An electrically insulating layer may then be formed on the first interconnect metal layer, and a second interconnect metal layer is formed on the electrically insulating layer. Thereafter, a dielectric material is formed on the second interconnect metal layer to encapsulate a majority of an assembly of the first interconnect metal layer, electrically insulating layer and second interconnect metal layer that provides said coaxial wire. Ends of the coaxial wire may be exposed through opposing surfaces of the dielectric material to provide that the coaxial wire extends through that dielectric material.
In another embodiment, the method of forming the coaxial wire includes providing a sacrificial trace structure using an additive forming method, the sacrificial trace structure having a geometry for the coaxial wire having at least one non-linear portion, and forming a continuous seed metal layer on the sacrificial trace structure. The sacrificial trace structure may be removed, wherein the continuous seed metal layer remains. A first interconnect metal layer is formed on the continuous seed layer having the at least one non-linear portion. An electrically insulating layer is then formed on the first interconnect metal layer, and a second interconnect metal layer is formed on the electrically insulating layer having said at least one non-linear portion. A dielectric material is formed on the second interconnect metal layer to encapsulate a majority of an assembly of the first interconnect metal layer, electrically insulating layer and second interconnect metal layer that provides said coaxial wire having the at least one non-linear portion. The ends of the coaxial wire are exposed through opposing surfaces of the dielectric material to provide a coaxial wire extending through the dielectric material.
In another aspect of the present disclosure, a coaxial wire structure is provided that includes a dielectric base material, and a metal based interconnect structure extending through said dielectric base material from a first side of the dielectric base material to an opposing second side of the dielectric base material. At least one metal line of the metal based interconnect structure has a curvature extending from the first side of the dielectric base material to said second side of said dielectric base material, the metal based interconnect structure being an assembly of a first metal interconnect layer and a second metal interconnect layer separated from each other by an electrically insulating layer.
In another aspect of the present disclosure, a method of forming an optical fiber is described. In one embodiment, the method includes forming an optical fiber from a polymeric material using an additive forming method, wherein a geometry for the optical fiber comprises at least one non-linear portion. A cladding layer is formed on the optical fiber. A dielectric material may then be formed on the cladding layer to encapsulate a majority of an assembly of the cladding layer and the optical fiber. The ends of the assembly are exposed through opposing surfaces of the dielectric material to provide an optical fiber extending through the dielectric material.
In another aspect, a structure including an optical fiber is described that includes a dielectric base material, and a polymeric optical fiber extending through said dielectric base material from a first side of the dielectric base material to an opposing second side of the dielectric base material. The at least one polymeric optical fiber has at least one non-linear portion. In some embodiments, the polymeric optical fiber and the dielectric base material separated from each other by at least one metal cladding layer.
These and other features will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
The following description will provide details of preferred embodiments with reference to the following figures wherein:
FIG. 1A is a side cross-sectional view depicting one embodiment of a structure including a coaxial wire that includes non-linear portions provided by linear metal wires intersecting at angles.
FIG. 1B is a side cross-sectional view depicting one embodiment of a structure including a coaxial wire that includes non-linear portions provided by portions having at least one curvature.
FIG. 1C is a magnified side cross-sectional view of a portion of a coaxial wire that may be incorporated into the structures depicted in FIGS. 1A and 1B.
FIG. 1D is a magnified side cross-sectional view of a portion of an optical fiber that may be incorporated into the structures depicted in FIGS. 1A and 1B.
FIG. 2 is a side cross-sectional view depicting providing a sacrificial trace structure using an additive forming method, in accordance with one embodiment of the present disclosure.
FIG. 3 is a side cross-sectional view depicting forming a continuous seed metal layer on the sacrificial trace structure, in accordance with one embodiment of the present disclosure.
FIG. 4 is a side cross-sectional view depicting one embodiment of removing the sacrificial trace structure, wherein the continuous seed metal layer remains, in accordance with one embodiment of the present disclosure.
FIG. 5 is a side cross-sectional view depicting one embodiment of forming an first metal wiring layer on the continuous seed layer.
FIG. 6 is a side cross-sectional view depicting one embodiment of forming an electrically insulating layer on the first metal wiring layer.
FIG. 7 is a side cross-sectional view depicting one embodiment of forming a second metal wiring layer on the electrically insulating layer.
FIG. 8 is a side cross-sectional view depicting a dielectric material may then be formed on the assembly of the second metal wiring layer, the electrically insulating layer and the first metal wiring layer to encapsulate a majority of the coaxial metal wire, in accordance with one embodiment of the present disclosure.
FIG. 9 is top down planar view depicting forming pads for solder bump processing of the structure depicted in FIG. 8.
FIG. 10 is a side cross-sectional view depicting a method of forming an optical fiber using an additive forming method, and forming a first cladding layer on the optical fiber, in accordance with one embodiment of the present disclosure.
FIG. 11 is a side cross-sectional view depicting forming a second cladding layer on the optical fiber depicted in FIG. 10, in accordance with one embodiment of the present disclosure.
FIG. 12 is a side cross-sectional view depicting forming a supporting material around the optical fiber and cladding layers, in accordance with one embodiment of the present disclosure.
FIG. 13 is a top down planar view of the forming pads for communication to the fiber optic and cladding layers depicted in FIG. 12.
DETAILED DESCRIPTION
Detailed embodiments of the claimed structures and methods are disclosed herein; however, it is to be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. In addition, each of the examples given in connection with the various embodiments are intended to be illustrative, and not restrictive. Further, the figures are not necessarily to scale, some features may be exaggerated to show details of particular components. Therefore, specific structural and functional details disclosed herein are not to be interpreted as limiting, but merely as a representative basis for teaching one skilled in the art to variously employ the methods and structures of the present disclosure. For purposes of the description hereinafter, the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the embodiments of the disclosure, as it is oriented in the drawing figures. The term “positioned on” means that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure, e.g. interface layer, may be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
In some embodiments, the methods and structures disclosed herein provide coaxial wire structures, and structures including fiber optics, and more particularly provide for forming structures for transmitting signals that have curvatures and angled portions through dielectric structures. Copper wires, coaxial wires, interconnects and optical fibers typically seen in electrical devices, e.g., devices including printed circuit boards, interposers and package substrates, are typically limited to being manufactured in straight horizontal and vertical directions. In some embodiments, the methods and structures disclosed herein manufacture coaxial wires and optical fiber including structures, in which the coaxial wire and the optical fiber include orthogonal and curved pathways. This can allow for shorter interconnect, lower latency and lower impedance in the electrical devices employing the structures and methods described herein. The following disclosed coaxial wiring structure is based off trace via hybrid structures and manufacturing methods. The disclosed structures and manufacturing methods provide a greater packing density and/or signal integrity than traditional via and trace structure and would be cheaper to manufacture than coaxial structures in silicon interposer, which rely on expensive photolithography techniques.
FIGS. 1A-1B illustrate some embodiments, of an interposer 100 a, 100 b including one example of an interconnect structure within the scope of the present disclosure, that includes a coaxial wire structure 12 a, 12 b, 12 c, 12 d, 12 e. FIG. 1A depicts one embodiment of a structure including a coaxial wire 12 a that includes non-linear portions provided by linear metal wires intersecting at an angle α. FIG. 1B depicts one embodiment of a structure including a coaxial wire 12 b, 12 c, 12 d, 12 e that includes non-linear portions provided by portions having at least one curvature. As illustrated in FIG. 1C, the coaxial wire structures 12 a, 12 b, 12 c, 12 d, 12 e each include two metal wires 2, 3 separated by an electrically insulating material layer 4.
In some embodiments, the interposer 100 a, 100 b includes a dielectric base material, i.e., dielectric body 13, and a coaxial wire structure 12 a, 12 b, 12 c, 12 d, 12 e extending through said dielectric base material from a first side of the dielectric base material to an opposing second side of the dielectric base material. At least one metal line of the coaxial wire structure 12 a, 12 b, 12 c, 12 d, 12 e extends from the first side of the dielectric base material 13 to the second side of the dielectric base material 13 and includes a non-linear portion. Still referring to FIGS. 1A and 1B, in some embodiments, solder connections 16, e.g., solder bumps, may be present on opposing sides of the dielectric body 13 on exposed surfaces of the coaxial wire structure 12 a, 12 b, 12 c, 12 d, 12 e. Although depicted as a single solder bump, for a coaxial wire structure 12 a, 12 b, 12 c, 12 d, 12 e there may be separate electrical connection to each metal wire 2, 3 in the coaxial wire structure 12 a, 12 b, 12 c, 12 d, 12 e.
In some embodiments, the coaxial wire structure 12 a, 12 b, 12 c, 12 d, 12 e extends through the dielectric body 13 an provide for electric communication across the interposer 100 a, 100 b from a first side of the interposer 100 a, 100 b that may be in electric contact with a microprocessor 200 to a second side of the interposer 100 a, 100 b. The second side of the interposer 100 a, 100 b may be in contact with a supporting substrate (not shown), in which the supporting substrate may include its own interconnect structure that is to be positioned in electrical communication with the metal based interconnect structure 12 a, 12 b, 12 c, 12 d, 12 e of the interposer 100 a, 100 b.
Referring to FIGS. 1A, 1B and 1C, the coaxial wire structures 12 a, 12 b, 12 c, 12 d, 12 e may be composed of metal wires 2, 3 composed of any electrically conductive metal. “Electrically conductive” as used through the present disclosure means a material typically having a room temperature conductivity of greater than 105 (S/m). In some embodiments, the metal wires 2, 3 of the coaxial wire structure 12 a, 12 b, 12 c, 12 d, 12 e may be comprised of aluminum (Al), copper (Cu), tungsten (W), tantalum (Ta), platinum (Pt), gold (Au), silver (Ag), and other elemental metals. In other embodiment, the metal wires 2, 3 of the coaxial wire structure 12 a, 12 b, 12 c, 12 d, 12 e may be comprised of metal nitrides, such as tantalum nitride (TaN), titanium nitride (TiN), tungsten nitride (WN), and combinations thereof. The electrically insulating layer 4 that is separating the first metal wire 2 of the coaxial wire structure 12 a, 12 b, 12 c, 12 d, 12 e from the second metal wire 3 of the coaxial wire structure 12 a, 12 b, 12 c, 12 d, 12 e may be a dielectric material, such as an oxide, e.g., silicon oxide (SiO2), nitride (silicon nitride) or oxynitride. In other embodiments, the electrically insulating layer 4 may be composed of a polymeric material. In some examples, the electrically insulating layer 4 is selected from the group consisting of parylene, organosiloxanes, epoxies, acrylates, urethanes, silicone, polyimide, poly(phrenylene oxide), polyamide, polyester, PEEK, polyethelyene naphthalate, polyetherimide, fluoropolymers, and combinations thereof.
The dielectric base material of the dielectric body 13 a may be composed of SiO2, Si3N4, SiOxNy, SiC, SiCO, SiCOH, SiCH compounds, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers, polyimides, polyphenylene oxide, organo-inorganic materials, spin-on glasses, silsesquioxane-based materials, diamond-like carbon (DLC), amorphous hydrogenated carbon and combinations thereof.
As noted above, the coaxial wire structures 12 a, 12 b, 12 c, 12 d, 12 e includes non-linear portions. Referring to the interposer 100A that is depicted in FIG. 1A, the coaxial wire structure 12 a may include angled portions. For example, linear line portions of the coaxial wire structure 12 a may intersect at orthogonal angles αl, as depicted in FIG. 1A. Orthogonal refers to right angles, i.e., angles of 90°. It is noted that this is only one example of the angle between intersecting linear portions of the coaxial wire structure 12 a. For example, in one embodiment, the angle αl connecting intersecting line portions of the coaxial wire structure 12 a may range from 15° to 85°. In other embodiments, the angle αl connecting intersecting line portions of the coaxial wire structure 12 a may range from 30° to 60°. In some examples, the angle αl connecting intersecting liner portions of the coaxial wire structure 12 a may be equal to 15°, 20°, 25°, 30°, 35°, 45°, 55°, 60°, 65°, 70°, 75°, 80°, 85° and 90°.
Referring to the interposer 100B that is depicted in FIG. 1B, the coaxial wire structures 12 b, 12 c, 12 d, 12 e may include curved portions. A curve is a line that is not straight. In some embodiments, the curvature of the metal lines 2, 3 of the coaxial wire structure is a single arc extending continuously from a first side to a second side of the dielectric base material as identified by reference number 12 d. In another embodiment, the curvature of the metal lines 2, 3 for the coaxial wire structure has multiple arcs, as depicted by the structures having reference numbers 12 b, 12 c, and 12 e. For example, the curvature may be sigmoidal. In yet other embodiments, the curvature for the metal lines 2, 3 of the coaxial wire structure may include a first arc at a first side of the dielectric body 13, and a second arc at a second side of the dielectric body 13A, wherein a linear portion of the coaxial wire structure is present therebetween, as illustrated by the structure having reference number 12 b. In yet another embodiment, the coaxial wire structure may be “U” shaped, in which each end of the coaxial wire exits a single same side of the dielectric body.
It is noted that the angled structures that provide the coaxial wire structures 12 a in FIG. 1A, and the curved structures that provide the coaxial wire structures 12 b, 12 c, 12 d, 12 e, may be employed simultaneously with linear coaxial wires in the same dielectric body 13. For example, FIG. 1B illustrates linear coaxial wires identified by reference number 12 f.
Although the structure depicted in FIGS. 1A and 1B, is an interposer, the methods and structures disclosed herein are equally applicable to other forms of interconnect structures, as well as printed circuit boards (PCBs) and components related to printed circuit boards (PCBs). Further details of the methods of the present disclosure are now discussed with greater detail with reference to FIGS. 2-14.
FIG. 2 depicts providing a sacrificial trace structure 10 using an additive forming method. The term ‘sacrificial” denotes a structure that facilitates the formation of a material layer within a final device structure, yet the sacrificial structure is not present in the final device structure. The sacrificial trace structure 10 provides a structure having a geometry, e.g., including lines having angles or curvatures, that provides the geometry of the metal lines 2, 3 for the later formed coaxial wire structures, e.g., the structures identified by reference numbers 12 a, 12 b, 12 c, 12 d, 12 e in FIGS. 1A-1C.
Additive Manufacturing (AM) is an appropriate name to describe the technologies that build 3D objects by adding layer-upon-layer of material, whether the material is dielectric, plastic, metal, of semiconductor composition or combination thereof. The sacrificial trace structure 10 is formed using a three dimensional additive method selected from the group consisting of stereolithography, self-propagating waveguide formation, fused deposition modeling (FDM), selective laser sintering (SLS), continuous liquid interface production (CLIP), digital light processing (DLP), material jetting, and combinations thereof.
Stereolithography a technique or process for creating three-dimensional objects, in which a computer-controlled moving laser beam is used to build up the required structure, layer by layer, from a liquid polymer that hardens on contact with laser light. In some embodiments, a stereolithography technique provides a method to build a 3D microstructure in a layer-by-layer process, which can involve a platform (e.g., substrate) that is lowered into a photo-monomer bath in discrete steps. At each layer, a laser is used to scan over the area of the photo-monomer that is to be cured (i.e., polymerized) for that particular layer. Once the layer is cured, the platform is lowered by a specific amount (i.e., determined by the processing parameters and desired feature/surface resolution), and the process is repeated until the complete 3D structure is created.
Fused deposition modeling (FDM) is an additive manufacturing technology, which works on an “additive” principle by laying down material in layers; a plastic filament or metal wire is unwound from a coil and supplies material to produce a part. In some embodiments, FDM builds parts up layer-by-layer by heating and extruding thermoplastic filament.
Self-propagating waveguide formation typically includes the use of a polymer foam, or other cellular material. Self-propagating waveguide may for ordered open cellular polymer materials with micro-lattice structures and features. These materials can be formed by exposing a two-dimensional mask with a pattern of circular apertures that is covering a reservoir containing a photomonomer. More specifically, collimated UV light can be used to expose liquid polymer through a mask to form polymer waveguide. Within the photomonomer, self-propagating photopolymer waveguides originate at each aperture in the direction of the UV collimated beam and polymerize together at points of intersection. By simultaneously forming an interconnected array of these fibers in three-dimensions and removing the uncured monomer, three dimensional lattice-based open-cellular polymer materials can be fabricated,
In one embodiment, the sacrificial trace structure 10 is comprised of a polymeric material. When the sacrificial trace structure 10 is formed using stereolithography, the sacrificial trace structure 10 can be composed of a photohardenable resin compositions comprises of at least one photo-polymerizable compound, such as a photo-polymerizable modified urethane (meth)acrylate compound, an oligoester acrylate compound, an epoxyacrylate compound, an epoxy compound, a polyimide compound, an aminoalkyd compound, and a vinyl ether compound, as a main component, and a photosensitive polymerization initiator. When the sacrificial trace structure 10 is formed using FDM, the sacrificial trace structure 10 can be composed of Acrylonitrile Butadiene Styrene ABS, Polylactic acid PLA, Polycarbonate PC, Polyamide PA, Polystyrene PS, Polyether ether ketone PEEK, lignin, rubber, and combinations thereof. When the sacrificial trace structure 10 is formed using self-propagating waveguide formation, the sacrificial trace structure 10 may be composed of thiol-ene polymer.
It is noted that the above compositions for the sacrificial trace structure 10 and additive manufacturing processes are provided for illustrative purposes and are not intended to limit the disclosed methods and structures to only the above examples. For example, in addition to the above examples, the sacrificial trace structure 10 may also be formed using wire or textile layup, modular assembly, deformed perforated sheet lattice assembly, as well as other three dimensional additive methods.
Although the sacrificial trace structure 10 is depicted as having linear metal line portions, the sacrificial trace structure may include non-linear metal line portions, e.g., angled portions and curved portions, to provide coaxial wire structures similar to the non-linear metal lines 2, 3 of the coaxial wire structures 12 a, 12 b, 12 c, 12 d, 12 e as depicted in FIGS. 1A and 1B.
FIG. 3 depicts one embodiment of forming a continuous seed metal layer 11 on the sacrificial trace structure 10. The continuous seed metal layer 11 may be composed of any metal, such as nickel, copper, aluminum, tungsten, titanium, platinum, tin, gold, silver, and combinations thereof. The thickness of the continuous seed metal layer 11 is selected to provide a seed layer for subsequent metal depositions, and have a thickness that is suitable to not be removed during the process step for removing the sacrificial trace structure 10. The continuous seed metal layer 11 is a deposited metal layer having a conformal thickness. The term “conformal” denotes a layer having a thickness that does not deviate from greater than or less than 30% of an average value for the thickness of the layer. By continuous it is meant that the continuous seed metal layer 11 is free of breaks.
The continuous seed metal layer 11 may be deposited using a physical vapor deposition (PVD) process, such as sputtering and vaporative deposition. In another example, the continuous seed metal layer 11 may be composed of nickel deposited using electroless plating. Electroless nickel plating (EN) is an auto-catalytic chemical technique used to deposit a layer of nickel-phosphorus or nickel-boron alloy. The process may employ a reducing agent, e.g., hydrated sodium hypophosphite (NaPO2H2·H2O) which reacts with the metal ions to deposit metal. In other embodiments, the continuous seed metal layer 11 may be formed using electroplating and/or sputtering. In other embodiments, the continuous seed metal layer 11 may be formed using atomic layer deposition (ALD) or chemical vapor deposition (CVD), e.g., plasma enhanced chemical vapor deposition (PECVD). The thickness of the continuous seed metal layer 11 may have a thickness ranging from 5 nm to 100 μm. In another embodiment, the thickness of the continuous seed metal layer 11 may range from 1 μm to 100 μm. In another embodiment, the thickness of the continuous seed metal layer 11 may range from 10 nm to 50 nm. In some embodiments, the base material 9 may facilitate uniformity in the deposition of the continuous seed metal layer 11 on the portions of the sacrificial trace structure 10 that subsequently provide the metal lines of the coaxial wire structure of the interposer.
It is noted that in some embodiments a block mask may be formed atop a portion of the sacrificial trace structure 10 prior to forming the continuous seed metal layer 11 to select which portions of the sacrificial trace structure 10 may be coated with the continuous seed metal layer 11.
FIG. 4 depicts one embodiment of removing the sacrificial trace structure 10, wherein the continuous seed metal layer 11 remains. In some embodiments, the sacrificial trace structure 10 may be composed of a polymeric material that may be removed by dissolving the polymeric material. In some embodiments, the sacrificial trace structure 10 may be removed by an etch process that is selective to the continuous seed metal layer 11. As used herein, the term “selective” in reference to a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied. For example, in one embodiment, a selective etch may include an etch chemistry that removes a first material selectively to a second material by a ratio of 100:1 or greater. The selective etch process may be a wet chemical etch or a dry etch.
FIG. 5 illustrates one embodiment of forming a first metal wire layer 2 on the continuous seed metal layer 11. In one embodiment, the first metal wire layer 2 may be deposited directly on the continuous seed metal layer 11 at a thickness that provides coaxial wire structures including hollow portions. In another embodiment, the first metal wire layer 2 is deposited directly on the continuous metal seed layer 11 at a thickness to provide solid metal lines for the coaxial wires structure of the interposer, as depicted in FIG. 5.
The first metal wire layer 2 may be composed of any metal that provides an electrically conductive material. For example, the first metal wire layer 2 may be composed of copper, nickel, aluminum, titanium, tungsten, tantalum, platinum, tin, gold, silver and combinations thereof.
In some embodiments, first metal wire layer 2 may be deposited using a physical vapor deposition (PVD) method, such as sputtering, evaporative deposition, and combinations thereof. In some embodiments, the first metal wire layer 2 may be deposited using a plating method, such as electrolytic plating, electroless plating, and combinations thereof. In one embodiment, the first metal wire layer 2 is formed composed of copper deposited using electroplating. One example of a plating bath composition that is suitable for electroplating the first metal wire layer 2 of copper may include a copper sulfate (CuSO4) solution with sulfuric acid (H2SO4). In some embodiments, electroless deposition of copper (Cu) may rely on the presence of a reducing agent, for example formaldehyde (HCHO), which reacts with the copper (Cu) metal ions to deposit the metal. In some other embodiments, the metal for the first metal wire layer 2 of the coaxial wire structure may be deposited using a chemical vapor deposition (CVD) process, such as plasma enhanced chemical vapor deposition (PECVD) and metal organic chemical vapor deposition (MOCVD). In yet other embodiments, the metal for the first metal wire layer 2 of the coaxial wire structure may be deposited using atomic layer deposition (ALD).
FIG. 6 depicting one embodiment of forming an electrically insulating layer 4 on the first metal wiring layer 2. The electrically insulating layer 4 separates the first metal wire 2 of the coaxial wire structure from the subsequently formed second metal wire 3 of the coaxial wire structure. The electrically insulating layer 4 may be composed of any dielectric material. For example, the electrically insulating layer 4 may be dielectric material, such as an oxide, e.g., silicon oxide (SiO2), nitride (silicon nitride) or oxynitride. In other embodiments, the electrically insulating layer 4 may be composed of a polymeric material. In some examples, the electrically insulating layer 4 is selected from the group consisting of parylene, organosiloxanes, epoxies, acrylates, urethanes, silicone, polyimide, poly(phrenylene oxide), polyamide, polyester, PEEK, polyethelyene naphthalate, polyetherimide, fluoropolymers, and combinations thereof.
The electrically insulating layer 4 is formed to electrically isolate the first metal wiring layer 2 from the subsequently formed second wiring layer 3, so that the first and second wiring layers 2, 3 can be arranged in the geometry of a coaxial wire. For example, the first metal wiring layer 2 may be the core of the coaxial wire, e.g., solid core with substantially circular cross section, and the electrically insulating layer 4 may be deposited as a cladding layer on the core of the first metal wiring layer 2. The electrically insulating layer 4 may cover an entirety of the sidewalls of the first metal wiring layer 2 to ensure electrical isolation of the first metal wiring layer 2 from the subsequently formed second metal wiring layer. The electrically insulating layer may be annular in cross-sectional geometry.
The electrically insulating layer 4 is typically formed using a conformal deposition process. For example, the electrically insulating layer 4 may be deposited using chemical vapor deposition (CVD). Chemical vapor deposition (CVD) is a deposition process in which a deposited species is formed as a result of chemical reaction between gaseous reactants at greater than room temperature (25° C. to 900° C.); wherein solid product of the reaction is deposited on the surface on which a film, coating, or layer of the solid product is to be formed. Variations of CVD processes include, but not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (PECVD), Metal-Organic CVD (MOCVD) and combinations thereof may also be employed. In other embodiments, the electrically insulating layer 4 is deposited using thermal growth, deposition from solution, dip coating, spray coating, and other physical vapor deposition processes.
FIG. 7 depicts one embodiment of forming a second metal wiring layer 3 on the electrically insulative layer 4. The second metal wire layer 3 may be composed of any metal that provides an electrically conductive material. For example, the second metal wire layer 3 may be composed of copper, nickel, aluminum, titanium, tungsten, tantalum, platinum, tin, gold, silver and combinations thereof. The second metal wiring layer 3 may be deposited directly on the electrically insulating layer 4. The second metal wiring layer 3 may be a conformally deposited material. The second metal wiring layer 3 may be annular in cross-sectional geometry. In some embodiments, second metal wiring layer 3 may be deposited using a physical vapor deposition (PVD) method, such as sputtering, evaporative deposition, and combinations thereof. In some embodiments, the second metal wire layer 3 may be deposited using a plating method, such as electrolytic plating, electroless plating, and combinations thereof. In some other embodiments, the metal for the second metal wire layer 3 of the coaxial wire structure may be deposited using a chemical vapor deposition (CVD) process, such as plasma enhanced chemical vapor deposition (PECVD) and metal organic chemical vapor deposition (MOCVD). In yet other embodiments, the metal for the second metal wire layer 3 of the coaxial wire structure may be deposited using atomic layer deposition (ALD).
The assembly of the second metal wiring layer 3, the electrically insulating material layer 4 and the first metal wiring layer 2 can provide a coaxial wire 12′. Although the coaxial wire 12′ depicted in FIG. 7 does not include non-linear portions, the coaxial wire 12′ depicted in the method described with reference to FIGS. 2-9 can have any of the geometries for the coaxial wires 12 a, 12 b, 12 c, 12 d, 12 e that are illustrated in FIGS. 1A-1C that include angled portions and portions including curvatures.
FIG. 8 depicts one embodiment of a dielectric material 13 may then be formed on the coaxial wiring 12′ to encapsulate a majority of the coaxial wire 12′. The dielectric material 13 for encapsulating the coaxial wire 12′ can be composed of any dielectric or polymeric material that can be deposited in a manner that fills the voids between the adjacent coaxial wires 12′ and provides the dielectric body 13 of the interposer. In some embodiments, the dielectric material 13 may be an oxide, nitride or oxynitride material. In some examples, the dielectric material 13 may be selected from the group consisting of SiO2, Si3N4, SiOxNy, SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon containing materials with some or all of the Si replaced by Ge, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyimides, polyphenylene oxide, or SiLK™, other carbon containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC), also known as amorphous hydrogenated carbon, α-C:H). Additional choices for the interlevel dielectric layer include any of the aforementioned materials in porous form, or in a form that changes during processing to or from being porous and/or permeable to being non-porous and/or non-permeable. The dielectric material 13 may be deposited using spin on deposition, chemical vapor deposition (CVD), deposition from solution, injection molding, transfer molding, and a vacuum may be employed to draw the dielectric material 13 within narrow passageways to ensure that the dielectric material 13 fully encapsulates the coaxial wires 12′.
FIG. 8 also depicts planarizing the opposing sidewalls of the dielectric material 13 to expose the ends of the coaxial wires 12′. Planarizing exposes the ends of the coaxial wire 12′ so that the metal lines 2, 3 extend through the dielectric body 13 and provide points for being engaged in electrical communication to the structures that are engaged to the interposer. The planarization process may be provided by grinding, chemical mechanical planarization (CMP), polishing or a combination thereof.
FIG. 9 depicts solder bump processing of the structure depicted in FIG. 8. More specifically, FIG. 9 illustrates the pads for connecting solder bumps to the metal wires 2, 3 of the coaxial wire 12′. Solder bumps (also referred to as “solder balls”), such as C4 (controlled collapse chip connection) bumps, have been used to bond a chip to a chip carrier or to a chip to an interposer and then bond the interposer to the chip carrier. The term “solder”, as used herein, refers to any metal or metallic compound or alloy that is melted and then allowed to cool in order to join two or more metallic surfaces together. Generally speaking, solders have melting temperatures in the range of 150° C. to 250° C. Solder bumps may be small spheres of solder (solder balls) that are bonded to contact areas, interconnect lines or pads of semiconductor devices. In some embodiments, the solder bumps can be made from lead-free solder mixtures or lead tin solder. The solder bumps 14, 16 may be deposited using injection molding soldering (IMS) or sputtering.
Referring to FIG. 9, a first pad (identified by reference number 14) to the first metal line 2 may be present directly under the first metal line 2 to be contacted by a first solder bump. A second pad (identified by reference number 15) for connectivity to the second metal wire 3 through an addition solder bump may be laterally separated from the second metal wire 3 to facilitate solder bump formation in a manner that would not short to the solder bump to the first metal line 2. The second pad 15 may be connected to the second metal wire 3 through a laterally connecting portions 15 a.
In another aspect of the present disclosure, an structure is provided for transmitting optical signals that includes optical fibers, which is formed using additive manufacturing methods. By using additive manufacturing methods, optical fibers may be formed extending through dielectric materials having curvatures and angled portions that were could previously not be formed using subtractive methods such as patterning and etching. The structure for transmitting optical signals is similar to the coaxial wiring structure depicted in FIGS. 1A-1C, which the exception that the core of the structure is an optical fiber, as opposed to a metal wire 2. Therefore the description of the metal lines of the coaxial wire having reference numbers 12 a, 12 b, 12 c, 12 d and 12 e is equally applicable to the embodiments in which the coaxial wire is substituted with a structure having an optical fiber. For the embodiments of the disclosure including an optical fiber, each of the structures having reference numbers 12 a, 12 b, 12 c, 12 d and 12 e have a cross section as depicted in FIG. 1D. For example, the core of each of the structures includes an optical fiber 20 having a first and second metal cladding layer 21, 22 positioned thereof, as depicted in FIG. 1D.
Referring to FIGS. 1A, 1B and 1D, the structure including the optical fiber 20 may include a dielectric base material 13; and a polymeric optical fiber 20 extending through the dielectric base material 13 from a first side of the dielectric base material 13 to an opposing second side of the dielectric base material 13. The at least one polymeric optical fiber 20 has at least one non-linear portion. For example, all of the geometries listed for the metal lines having reference numbers 12 a, 12 b, 12 c, 12 d and 12 e are equally applicable for the assembly of the optical fiber 20, first and second metal cladding layers 21, 22 and the dielectric base material 13. For example, the non-linear portion of the polymeric optical fiber 20 may be a single arc extending continuously from a first side to a second side of the dielectric base material 13, similar to the geometry depicted for structure identified by reference number 12 d. In another example, the non-linear portion of the polymeric optical fiber 20 may include at least one non-linear portion that includes multiple arcs, similar to the geometry depicted for the structures identified by reference numbers 12 b, 12 c, and 12 e. In yet another embodiment, the polymeric optical fiber 20 may include angled portions, similar to the geometry depicted for the structures identified by reference number 12 a. Any of the angles for the metal wire having reference number 12 a is applicable for an angle describing the non-linear portions of the angled optical fiber 20. It is also noted that an interposer may be provided including polymeric optical fibers 20 having at least one non-linear portion in combination with polymeric optical fibers 20 that are entirely linear.
The optical fiber carries an optical signal. The polymeric composition for the polymeric optical fiber 20 may be any polymeric composition typically employed in optical fibers, which can also be used to form three dimensional structures using additive manufacturing, as described herein. In some embodiments, the polymeric optical fiber 20 may be composed of at least one of poly(methyl methacrylate)(PMMA) and polystyrene, which can have refractive indices of 1.49 and 1.59, respectively. In some embodiments, the polymeric optical fiber 20 can also be composed of silicone resin, which can have a refractive index of approximately 1.46. In other embodiments, a combination of polymeric materials may be employed. For example, PMMA and/or polystyrene can be a core material, while silicone resin can be a cladding material for the optical fiber 20.
The dielectric base material 13 for the structure including the optical fiber 20 may be similar to the dielectric base material of the structures including the coaxial wire. Therefore, the description of the dielectric base material that is provided above with reference to FIGS. 1A-9 is suitable for describing the dielectric base material 13 that can be used in the structure including the polymeric optical fiber 20. For example, the dielectric base material 13 may be composed of SiO2, Si3N4, SiOxNy, SiC, SiCO, SiCOH, SiCH compounds, carbon doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers, polyimides, polyphenylene oxide, organo-inorganic materials, spin-on glasses, silsesquioxane-based materials, diamond-like carbon (DLC), amorphous hydrogenated carbon and combinations thereof.
The polymeric optical fiber 20 and the dielectric base material 13 may be separated from each other by at least one metal cladding layer 21, 22. Each of the metal cladding layers may be composed of a metal selected from the group consisting of nickel, aluminum, copper, tantalum, titanium, platinum and combinations thereof. In addition to providing the cladding layer for the polymeric optical fiber, the at least one cladding layer 21, 22 can carry an electrical signal, e.g., carry an electrical signal similar to the function of a metal wire, across the body of the dielectric base material 13. In some embodiments, the optical fiber carries an optical signal, and the cladding layer carries an electrical signal.
FIG. 10 depicts a method of forming an optical fiber 20 using an additive forming method, and forming a first cladding layer 21 on the optical fiber. The optical fiber 20 may be formed using any of the aforementioned additive forming methods that are described for forming the sacrificial trace structure 10 that is described above with reference to FIG. 2. In the embodiment depicted in FIG. 10, the optical fiber 20 is being formed from a polymeric material, which is the material in which the selected geometry for the optical fiber 20 is being formed using additive manufacturing. For example, the additive manufacturing method may be selected from stereolithography, self-propagating waveguide formation, fused deposition modeling (FDM), selective laser sintering (SLS), continuous liquid interface production (CLIP), digital light processing (DLP), material jetting, wire or textile layup, modular assembly, deformed perforated sheet lattice assembly, as well as other three dimensional additive methods.
The first cladding layer 21 may be composed of any metal that can be deposited. The deposition methods may be physical vapor deposition (PVD) process, such as sputtering, evaporative deposition, and combinations thereof. In some embodiments, the first cladding layer 21 may be deposited using a plating method, such as electrolytic plating, electroless plating, and combinations thereof. The deposition process for forming the first cladding layer may also be provided by chemical vapor deposition processes, and/or atomic layer deposition (ALD).
FIG. 11 depicts forming a second cladding layer 22 on the optical fiber 20 depicted in FIG. 10. More specifically, the second cladding layer 22 is formed directly on the first cladding layer 21, in which the first cladding layer 21 is formed directly on the optical fiber 20. The second cladding layer 22 may be composed of any metal that can be deposited. The deposition methods for forming the second cladding layer 22 may be physical vapor deposition (PVD) process, such as sputtering, evaporative deposition, and combinations thereof. In some embodiments, the second cladding layer 22 may be deposited using a plating method, such as electrolytic plating, electroless plating, and combinations thereof. The deposition process for forming the second cladding layer 22 may also be provided by chemical vapor deposition processes, and/or atomic layer deposition (ALD).
FIG. 12 is a side cross-sectional view depicting forming a supporting material around the optical fiber 20 and the cladding layers 21, 22. The supporting material can provide the dielectric base material 13, which can be formed using spin on deposition, deposition from solution, chemical vapor deposition (CVD), as well as other known deposition processes.
FIG. 13 is a top down planar view of the forming pads 25 for communication to cladding layers 21, 22 surrounding the fiber optic 20.
Reference in the specification to “one embodiment” or “an embodiment” of the present invention, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
Having described preferred embodiments of a system and method (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.

Claims (20)

The invention claimed is:
1. A method of forming a coaxial wire comprising:
providing a sacrificial trace structure using an additive forming method, the sacrificial trace structure having a geometry for the coaxial wire;
forming a continuous seed metal layer on the sacrificial trace structure;
removing the sacrificial trace structure, wherein the continuous seed metal layer remains;
forming a first interconnect metal layer on the continuous seed layer;
forming an electrically insulative layer on the first interconnect metal layer to provide that the electrically insulative layer is present entirely encircling a core of the first interconnect metal layer; and
forming a second interconnect metal layer on the electrically insulative layer to provide that the second interconnect metal layer is present entirely encircling the electrically insulative layer.
2. The method of claim 1, wherein the sacrificial trace structure is formed using a three dimensional additive method selected from the group consisting of stereolithography, self-propagating waveguide formation, fused deposition modeling (FDM), selective laser sintering (SLS), continuous liquid interface production (CLIP), digital light processing (DLP), material jetting, and combinations thereof.
3. The method of claim 1, wherein removing the sacrificial trace structure comprises dissolving a polymeric material.
4. The method of claim 1, wherein the sacrificial trace structure has a geometry for the coaxial wire having at least one non-linear portion, said forming the first interconnect metal layer on the continuous seed layer includes forming said at least one non-linear portion in the continuous seed layer, and wherein said coaxial wire has said at least one non-linear portion.
5. The method of claim 4, wherein said at least one non-linear portion comprises at least one curvature.
6. The method of claim 4, wherein said at least one non-linear portion comprises two linear portions intersecting at an angle.
7. A method of forming a coaxial wire comprising:
providing a sacrificial trace structure using an additive forming method, the sacrificial trace structure having a geometry for the coaxial wire, wherein the sacrificial trace structure has a geometry for the coaxial wire having at least one non-linear portion provided by a curvature;
forming a continuous seed metal layer on the sacrificial trace structure;
removing the sacrificial trace structure, wherein the continuous seed metal layer remains;
forming a first interconnect metal layer on the continuous seed layer;
forming an electrically insulative layer on the first interconnect metal layer to provide that the electrically insulative layer is present entirely encircling a core of the first interconnect metal layer; and
forming a second interconnect metal layer on the electrically insulative layer to provide that the second interconnect metal layer is present entirely encircling the electrically insulative layer.
8. The method of claim 7, wherein the sacrificial trace structure is formed using a three dimensional additive method selected from the group consisting of stereolithography, self-propagating waveguide formation, fused deposition modeling (FDM), selective laser sintering (SLS), continuous liquid interface production (CLIP), digital light processing (DLP), material jetting, and combinations thereof.
9. The method of claim 7, wherein removing the sacrificial trace structure comprises dissolving a polymeric material.
10. The method of claim 7, further comprising forming a dielectric material on the second interconnect metal layer to encapsulate a majority of an assembly of the first interconnect metal layer.
11. The method of claim 10, wherein the dielectric material is an electrically insulative layer and the second interconnect metal layer provides said coaxial wire.
12. The method of claim 11, wherein ends of said coaxial wire are exposed through opposing surfaces of the dielectric material to provide said coaxial wire extending through the dielectric material.
13. The method of claim 7, wherein the non-linear portion further comprises two linear portions intersecting at an angle.
14. A method of forming a coaxial wire comprising:
providing a sacrificial trace structure using an additive forming method, the sacrificial trace structure having a geometry for the coaxial wire, wherein the sacrificial trace structure has a geometry for the coaxial wire having at least one non-linear portion that is provided by two linear portions intersecting at an angle;
forming a continuous seed metal layer on the sacrificial trace structure;
removing the sacrificial trace structure, wherein the continuous seed metal layer remains;
forming a first interconnect metal layer on the continuous seed layer;
forming an electrically insulative layer on the first interconnect metal layer to provide that the electrically insulative layer is present entirely encircling a core of the first interconnect metal layer; and
forming a second interconnect metal layer on the electrically insulative layer to provide that the second interconnect metal layer is present entirely encircling the electrically insulative layer.
15. The method of claim 14, wherein the sacrificial trace structure is formed using a three dimensional additive method selected from the group consisting of stereolithography, self-propagating waveguide formation, fused deposition modeling (FDM), selective laser sintering (SLS), continuous liquid interface production (CLIP), digital light processing (DLP), material jetting, and combinations thereof.
16. The method of claim 14, wherein removing the sacrificial trace structure comprises dissolving a polymeric material.
17. The method of claim 16, further comprising forming a dielectric material on the second interconnect metal layer.
18. The method of claim 17, wherein the dielectric material encapsulates a majority of an assembly of the first interconnect metal layer.
19. The method of claim 18, wherein the dielectric material is an electrically insulative layer and the second interconnect metal layer provides said coaxial wire.
20. The method of claim 19, wherein ends of said coaxial wire are exposed through opposing surfaces of the dielectric material to provide said coaxial wire extending through the dielectric material.
US16/052,151 2016-11-09 2018-08-01 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture Active 2038-03-03 US11092763B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/052,151 US11092763B2 (en) 2016-11-09 2018-08-01 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/347,368 US10088642B2 (en) 2016-11-09 2016-11-09 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture
US16/052,151 US11092763B2 (en) 2016-11-09 2018-08-01 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US15/347,368 Continuation US10088642B2 (en) 2016-11-09 2016-11-09 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture

Publications (2)

Publication Number Publication Date
US20180341078A1 US20180341078A1 (en) 2018-11-29
US11092763B2 true US11092763B2 (en) 2021-08-17

Family

ID=62063841

Family Applications (4)

Application Number Title Priority Date Filing Date
US15/347,368 Active 2036-11-26 US10088642B2 (en) 2016-11-09 2016-11-09 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture
US16/052,184 Expired - Fee Related US10613283B2 (en) 2016-11-09 2018-08-01 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture
US16/052,151 Active 2038-03-03 US11092763B2 (en) 2016-11-09 2018-08-01 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture
US16/661,480 Active US11016255B2 (en) 2016-11-09 2019-10-23 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US15/347,368 Active 2036-11-26 US10088642B2 (en) 2016-11-09 2016-11-09 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture
US16/052,184 Expired - Fee Related US10613283B2 (en) 2016-11-09 2018-08-01 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture

Family Applications After (1)

Application Number Title Priority Date Filing Date
US16/661,480 Active US11016255B2 (en) 2016-11-09 2019-10-23 Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture

Country Status (1)

Country Link
US (4) US10088642B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10088642B2 (en) * 2016-11-09 2018-10-02 International Business Machines Corporation Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture
DE102022110873A1 (en) 2022-05-03 2023-11-09 Tdk Electronics Ag Additive manufacturing process with modification of partial layers

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02278720A (en) 1989-04-20 1990-11-15 Matsushita Electron Corp Plasma doping apparatus
US5220135A (en) 1989-03-15 1993-06-15 Nippon Cmk Corp. Printed wiring board having shielding layer
JPH0661150A (en) 1992-08-04 1994-03-04 Sony Corp Compound semiconductor device and plasma doping
JPH11163192A (en) 1997-11-25 1999-06-18 Hitachi Ltd Ceramic multilayered coaxial signal wiring board, manufacture thereof, and electronic circuit device
US7186924B2 (en) 2003-10-21 2007-03-06 International Business Machines Corporation Dielectric structure for printed circuit board traces
US7791898B2 (en) 2005-07-21 2010-09-07 Atmel Corporation Security apparatus
US8134084B2 (en) 2006-06-30 2012-03-13 Shin-Etsu Polymer Co., Ltd. Noise-suppressing wiring-member and printed wiring board
US8362365B2 (en) 2008-03-31 2013-01-29 Nitto Denko Corporation Printed circuit board and method of manufacturing the same
US9006581B2 (en) 2010-04-15 2015-04-14 Shin-Etsu Polymer Co., Ltd. Printed wiring board and method of manufacture thereof
US9070674B2 (en) 2013-07-23 2015-06-30 Avago Technologies General Ip (Singapore) Pte. Ltd. Through-silicon coaxial via structure and method
US20150357699A1 (en) 2013-01-30 2015-12-10 Hitachi Chemical Company, Ltd. Multilayer wiring plate and method for fabricating same
US9226435B2 (en) 2010-12-01 2015-12-29 Apple Inc. Printed circuit board with integral radio-frequency shields
US20160178663A1 (en) 2014-12-23 2016-06-23 Intel Corporation Formed wire probe interconnect for test die contactor
US20160314876A1 (en) 2015-04-23 2016-10-27 Corning Optical Communications LLC High-data-rate electrical interconnect cables
US20170209898A1 (en) 2014-07-17 2017-07-27 Koninklijke Philips N.V. Ultrasound transducer arrangement and assembly, coaxial wire assembly, ultrasound probe and ultrasonic imaging system
US20170365379A1 (en) 2014-12-22 2017-12-21 CommScope Connectivity Belgium BVBA Power/fiber hybrid cable for indoor use
US10088642B2 (en) * 2016-11-09 2018-10-02 International Business Machines Corporation Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8961744B2 (en) * 2013-02-25 2015-02-24 Korex Corporation System and method for recycling high-boiling-point waste photoresist stripper
US9992859B2 (en) * 2015-09-25 2018-06-05 Intel Corporation Low loss and low cross talk transmission lines using shaped vias

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5220135A (en) 1989-03-15 1993-06-15 Nippon Cmk Corp. Printed wiring board having shielding layer
JPH02278720A (en) 1989-04-20 1990-11-15 Matsushita Electron Corp Plasma doping apparatus
JPH0661150A (en) 1992-08-04 1994-03-04 Sony Corp Compound semiconductor device and plasma doping
JPH11163192A (en) 1997-11-25 1999-06-18 Hitachi Ltd Ceramic multilayered coaxial signal wiring board, manufacture thereof, and electronic circuit device
US7186924B2 (en) 2003-10-21 2007-03-06 International Business Machines Corporation Dielectric structure for printed circuit board traces
US7791898B2 (en) 2005-07-21 2010-09-07 Atmel Corporation Security apparatus
US8134084B2 (en) 2006-06-30 2012-03-13 Shin-Etsu Polymer Co., Ltd. Noise-suppressing wiring-member and printed wiring board
US8362365B2 (en) 2008-03-31 2013-01-29 Nitto Denko Corporation Printed circuit board and method of manufacturing the same
US9006581B2 (en) 2010-04-15 2015-04-14 Shin-Etsu Polymer Co., Ltd. Printed wiring board and method of manufacture thereof
US9226435B2 (en) 2010-12-01 2015-12-29 Apple Inc. Printed circuit board with integral radio-frequency shields
US20150357699A1 (en) 2013-01-30 2015-12-10 Hitachi Chemical Company, Ltd. Multilayer wiring plate and method for fabricating same
US9070674B2 (en) 2013-07-23 2015-06-30 Avago Technologies General Ip (Singapore) Pte. Ltd. Through-silicon coaxial via structure and method
US20170209898A1 (en) 2014-07-17 2017-07-27 Koninklijke Philips N.V. Ultrasound transducer arrangement and assembly, coaxial wire assembly, ultrasound probe and ultrasonic imaging system
US20170365379A1 (en) 2014-12-22 2017-12-21 CommScope Connectivity Belgium BVBA Power/fiber hybrid cable for indoor use
US20160178663A1 (en) 2014-12-23 2016-06-23 Intel Corporation Formed wire probe interconnect for test die contactor
US20160314876A1 (en) 2015-04-23 2016-10-27 Corning Optical Communications LLC High-data-rate electrical interconnect cables
US10088642B2 (en) * 2016-11-09 2018-10-02 International Business Machines Corporation Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture
US10613283B2 (en) 2016-11-09 2020-04-07 International Business Machines Corporation Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
List of IBM Patents or Patent Applications Treated as Related dated Aug. 1, 2018, 2 pages.
U.S. Final Office Action issued in U.S. Appl. No. 16/661,480 dated Nov. 10, 2020, pp. 1-11.

Also Published As

Publication number Publication date
US20180341078A1 (en) 2018-11-29
US20200057219A1 (en) 2020-02-20
US10613283B2 (en) 2020-04-07
US10088642B2 (en) 2018-10-02
US20180129002A1 (en) 2018-05-10
US11016255B2 (en) 2021-05-25
US20180372975A1 (en) 2018-12-27

Similar Documents

Publication Publication Date Title
US10727176B2 (en) Trace/via hybrid structure and method of manufacture
KR101038351B1 (en) Circuit board and method for manufacturing the same
US9935035B1 (en) Fluid cooled trace/via hybrid structure and method of manufacture
TWI660652B (en) Printed circuit board and method of fabricating the same
JP5638588B2 (en) Connection method between boards
KR101730344B1 (en) Chip package
US11016255B2 (en) Coaxial wire and optical fiber trace via hybrid structures and methods to manufacture
CN103328189A (en) Interconnect structure and method for producing same
US20150382469A1 (en) Package apparatus and manufacturing method thereof
TW201423926A (en) Single Layer Coreless Substrate
US10658338B2 (en) Semiconductor device including a re-interconnection layer and method for manufacturing same
US10791628B2 (en) Trace/via hybrid structure multichip carrier
US10229872B2 (en) Trace/via hybrid structure with thermally and electrically conductive support material for increased thermal and electrical performance
TWI614814B (en) Thin film based fan out and multi die package platform
TWI420996B (en) Printed circuit board and method of manufacturing the same
US20140144575A1 (en) Insulating layer conduction method
JP2002093989A (en) Electronic product and manufacturing method therefor

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BUVID, DANIEL J.;CAMPBELL, ERIC J.;CZAPLEWSKI, SARAH K.;AND OTHERS;SIGNING DATES FROM 20161103 TO 20161109;REEL/FRAME:046527/0675

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BUVID, DANIEL J.;CAMPBELL, ERIC J.;CZAPLEWSKI, SARAH K.;AND OTHERS;SIGNING DATES FROM 20161103 TO 20161109;REEL/FRAME:046527/0675

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE