US10910339B2 - Flip chip bonding method - Google Patents

Flip chip bonding method Download PDF

Info

Publication number
US10910339B2
US10910339B2 US16/533,450 US201916533450A US10910339B2 US 10910339 B2 US10910339 B2 US 10910339B2 US 201916533450 A US201916533450 A US 201916533450A US 10910339 B2 US10910339 B2 US 10910339B2
Authority
US
United States
Prior art keywords
substrate
adhesive layer
die
temperature
heating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US16/533,450
Other versions
US20200058615A1 (en
Inventor
Hwail Jin
Yongwon Choi
Myung-Sung Kang
Yeongseok Kim
Wonkeun Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIM, YONGSEOK, KANG, MYUNG-SUNG, CHOI, YONGWON, JIN, HWAIL, KIM, WONKEUN
Publication of US20200058615A1 publication Critical patent/US20200058615A1/en
Application granted granted Critical
Publication of US10910339B2 publication Critical patent/US10910339B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J5/00—Adhesive processes in general; Adhesive processes not provided for elsewhere, e.g. relating to primers
    • C09J5/06—Adhesive processes in general; Adhesive processes not provided for elsewhere, e.g. relating to primers involving heating of the applied adhesive
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J11/00—Features of adhesives not provided for in group C09J9/00, e.g. additives
    • C09J11/02—Non-macromolecular additives
    • C09J11/06—Non-macromolecular additives organic
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J163/00—Adhesives based on epoxy resins; Adhesives based on derivatives of epoxy resins
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J5/00—Adhesive processes in general; Adhesive processes not provided for elsewhere, e.g. relating to primers
    • C09J5/02—Adhesive processes in general; Adhesive processes not provided for elsewhere, e.g. relating to primers involving pretreatment of the surfaces to be joined
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/185—Joining of semiconductor bodies for junction formation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/52—Mounting semiconductor bodies in containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67092—Apparatus for mechanical treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J2203/00—Applications of adhesives in processes or use of adhesives in the form of films or foils
    • C09J2203/326—Applications of adhesives in processes or use of adhesives in the form of films or foils for bonding electronic components such as wafers, chips or semiconductors
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J2301/00—Additional features of adhesives in the form of films or foils
    • C09J2301/30—Additional features of adhesives in the form of films or foils characterized by the chemical, physicochemical or physical properties of the adhesive or the carrier
    • C09J2301/312—Additional features of adhesives in the form of films or foils characterized by the chemical, physicochemical or physical properties of the adhesive or the carrier parameters being the characterizing feature
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731—Location prior to the connecting process
    • H01L2224/73101—Location prior to the connecting process on the same surface
    • H01L2224/73103—Bump and layer connectors
    • H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/75252—Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the bonding head
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/75272—Oven
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/759—Means for monitoring the connection process
    • H01L2224/75901—Means for monitoring the connection process using a computer, e.g. fully- or semi-automatic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81201—Compression bonding
    • H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81201—Compression bonding
    • H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H01L2224/81204—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding with a graded temperature profile
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81908—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving monitoring, e.g. feedback loop
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83053—Bonding environment
    • H01L2224/83054—Composition of the atmosphere
    • H01L2224/83055—Composition of the atmosphere being oxidating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83053—Bonding environment
    • H01L2224/83091—Under pressure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832—Applying energy for connecting
    • H01L2224/83201—Compression bonding
    • H01L2224/83203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832—Applying energy for connecting
    • H01L2224/83201—Compression bonding
    • H01L2224/83203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H01L2224/83204—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding with a graded temperature profile
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862—Heat curing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83909—Post-treatment of the layer connector or bonding area
    • H01L2224/83948—Thermal treatments, e.g. annealing, controlled cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9211—Parallel connecting processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75—Apparatus for connecting with bump connectors or layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1431—Logic devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20104—Temperature range 100 C=<T<150 C, 373.15 K =< T < 423.15K
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20105—Temperature range 150 C=<T<200 C, 423.15 K =< T < 473.15K
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20106—Temperature range 200 C=<T<250 C, 473.15 K =<T < 523.15K
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20107—Temperature range 250 C=<T<300 C, 523.15K =<T< 573.15K
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/36—Material effects
    • H01L2924/364—Polymers

Definitions

  • inventive concepts herein relate to a method of fabricating a semiconductor device, and more particularly to a flip chip bonding method.
  • Embodiments of the inventive concepts provide a flip chip bonding method capable of reducing defects such as voids and fillets.
  • Embodiments of the inventive concepts provide a flip chip bonding method including obtaining a die that includes a first substrate and an adhesive layer on the first substrate; bonding the die to a second substrate different from the first substrate; and curing the adhesive layer.
  • the curing the adhesive layer includes heating the second substrate to melt the adhesive layer, and providing the adhesive layer and the second substrate with air having pressure greater than atmospheric pressure.
  • Embodiments of the inventive concepts further provide a flip chip bonding method including obtaining a plurality of dies that each include a first substrate and an adhesive layer on the first substrate; providing the plurality of dies onto a second substrate; heating the plurality of dies and the adhesive layer to a first temperature to melt bumps of the plurality of dies and the adhesive layer; compressing the plurality of dies against the second substrate; determining whether a number of the plurality of dies bonded to the second substrate responsive to the compressing is greater than a reference number; heating the second substrate to a second temperature to re-melt the adhesive layer upon determination that the number of the plurality of dies bonded to the second substrate is greater than the reference number, the second temperature being less than the first temperature; and removing a void from the adhesive layer by providing the adhesive layer and the second substrate with air having pressure equal to or greater than atmospheric pressure.
  • Embodiments of the inventive concepts still further provide a flip chip bonding method including placing a die on a second substrate, the die including a first substrate with metallic bumps and an adhesive layer on the substrate; heating the die to a first temperature; compressing the die against the second substrate after the heating to bond the die to the second substrate; heating the second substrate to a second temperature in an oven after the compressing to melt the adhesive layer; and removing voids in the melted adhesive layer by increasing air pressure in the oven to greater than atmospheric pressure.
  • FIG. 1 illustrates a flow chart of a flip chip bonding method according to example embodiments of the inventive concepts.
  • FIGS. 2, 3, 4, 5, 6, 7, 8, 9, and 10 illustrate cross-sectional views descriptive of the flip chip bonding method of FIG. 1 .
  • FIG. 11 illustrates a flow chart of a step of obtaining a die in the flow chart of FIG. 1 .
  • FIG. 12 illustrates a flow chart of a step of bonding a die in the flow chart of FIG. 1 .
  • FIG. 13 illustrates a flow chart of a step of curing an adhesive layer in the flow chart of FIG. 1 .
  • FIG. 14 illustrates a graph showing how a void removal rate depends on air pressure in a housing shown in FIG. 9 .
  • FIG. 15 illustrates a cross-sectional view of a fillet of an adhesive layer under typical vacuum pressure.
  • Example embodiments will be described more fully with reference to the accompanying drawings, in which some example embodiments are shown. Example embodiments may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these example embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of example embodiments of the inventive concepts to those of ordinary skill in the art.
  • the thicknesses of layers and regions may be exaggerated for clarity.
  • Like reference characters and/or numerals in the drawings denote like elements, and thus their description may be omitted.
  • FIG. 1 illustrates a flow chart of a flip chip bonding method according to example embodiments of the inventive concepts.
  • FIGS. 2, 3, 4, 5, 6, 7, 8, 9 and 10 illustrate cross-sectional views descriptive of the flip chip bonding method of FIG. 1 .
  • a flip chip bonding method includes step S 10 of obtaining a die 40 , step S 20 of bonding the die 40 , step S 30 of determining whether or not a given number of dice (i.e., dies) 40 are bonded, and step S 40 of curing an adhesive layer 30 .
  • die 40 may refer both to a singular die or a plurality of dice.
  • the die 40 may be prepared from a first substrate 10 .
  • the adhesive layer 30 may be used to attach the die 40 to a second substrate 50 (i.e., bonding the die 40 to the second substrate 50 different than the first substrate 10 ).
  • determination of whether a given number of the dice 40 are bonded to the second substrate 50 is made.
  • defects may be removed from the adhesive layer 30 .
  • FIG. 11 illustrates an example of step S 10 of obtaining the die 40 , as shown in the flow chart of FIG. 1 .
  • step S 10 of obtaining the die 40 may include step S 12 of forming bumps 20 , step S 14 of forming the adhesive layer 30 , and step S 16 of cutting the adhesive layer 30 and the first substrate 10 .
  • a ball attaching apparatus may form the bumps 20 on or over the first substrate 10 (S 12 ).
  • the first substrate 10 may include a silicon wafer for example.
  • the first substrate 10 may have a plurality of first pads 12 on or over a main upper surface.
  • the first pads 12 may be conductive.
  • the bumps 20 may be formed on the first pads 12 .
  • Each of the bumps 20 may include a solder ball.
  • Each of the bumps 20 may be metallic.
  • an adhesive coating apparatus may form the adhesive layer 30 on or over the first substrate 10 and the bumps 20 (S 14 ).
  • the adhesive layer 30 may be coated on an entirety of a top surface of the first substrate 10 .
  • the adhesive layer 30 may include a non-conductive film (NCF) or a non-conductive paste (NCP).
  • the adhesive layer 30 may contain a thermosetting resin, a hardener, and a reducer.
  • the thermosetting resin may include for example a bisphenol A epoxy resin, a bisphenol F epoxy resin, a novolac epoxy resin, an aliphatic epoxy resin, or a glycidylamine epoxy resin, or the like.
  • the hardener may cure the thermosetting resin.
  • the hardener may include for example amine or polyimide.
  • the thermosetting resin and the hardener may have for example an equivalence ratio of caloric value per unit mass of about 100 joule/gram (J/g) to about 150 J/g.
  • the thermosetting resin and the hardener may have for example a mixture ratio of about 10:1 to about 15:1.
  • the reducer may react at a temperature of about 100° C. to 150° C. or higher to remove native oxide from the first pads 12 and the bumps 20 .
  • the reducer may include in its one molecule one or more alcoholic hydroxyl groups (e.g., dimethanol, diethylen glycol, butanetriol, or triethanolamine), one or more phenolic hydroxyl groups (e.g., naphthol, hydroxyhydroquinone, or trihydroxybenzopyenone), one or more carboxylic acids (e.g., oxalic acid, succinic acid, malonic acid, oxoacid, or carboxylic acid derivative), a nitrogen-containing compound having an unshared electron pair (e.g., imidazole or amine), or a combination thereof.
  • alcoholic hydroxyl groups e.g., dimethanol, diethylen glycol, butanetriol, or triethanolamine
  • phenolic hydroxyl groups e.g., naphthol, hydroxyhydroquinone, or trihydroxybenzopyenone
  • carboxylic acids e.g., oxalic acid, succinic
  • the adhesive layer 30 may further contain for example a flux of carboxylic hydrate, hydroxyl hydrate, or phenolic hydrate, or the like.
  • the reducer may react at about 150° C. with the native oxide.
  • a cutting apparatus 42 may cut the adhesive layer 30 and the first substrate 10 into a plurality of the dice 40 (S 16 ).
  • the cutting apparatus 42 may be for example a wafer sawing machine or a laser sawing machine.
  • the die 40 may include for example a memory chip, a logic chip, or an application processor (AP), among other components.
  • the die 40 may have a rectangular shape when viewed in plan.
  • FIG. 12 illustrates an example of step S 20 of bonding the die 40 , as shown in the flow chart of FIG. 1 .
  • a thermocompression process may be performed on the die 40 and the adhesive layer 30 .
  • the step S 20 of bonding the die 40 may include step S 22 of providing the die 40 , step S 24 of heating the die 40 , and step S 26 of compressing the die 40 .
  • a bonding head 60 may provide (i.e., place) the die 40 onto a second substrate 50 (S 22 ).
  • the second substrate 50 may have a plurality of second pads 52 on an upper main surface.
  • the second pads 52 may be conductive.
  • the bumps 20 may be aligned with the second pads 52 .
  • the first pads 12 may also be aligned with the second pads 52 .
  • the bonding head 60 may align the first pads 12 with the second pads 52 in about 0.5 seconds or less.
  • the bonding head 60 may have a first heater 62 .
  • the first heater 62 may be connected in series with a first power source 64 and a first switch 66 .
  • the first power source 64 may supply the first heater 62 with first heating power.
  • the first switch 66 may control the first heating power.
  • the first heater 62 when the first switch 66 is closed, the first heater 62 as powered by the first heating power may heat the die 40 and melt the bumps 20 of the die 40 and the adhesive layer 30 (S 24 ).
  • the first heater 62 may for example heat the die 40 to a temperature (i.e., a first temperature) of about 150° C. to about 300° C.
  • the bonding head 60 may compress the die 40 against the second substrate 50 (S 26 ).
  • the bumps 20 may connect the first pads 12 to the second pads 52 .
  • the bonding head 60 may bond the die 40 to the substrate 50 at high speed.
  • the bonding head 60 may compress the die 40 against the substrate 50 for about 3 seconds to about 4 seconds to bond the die 40 to the substrate 50 .
  • a curing reaction between the thermosetting resin and the hardener of the adhesive layer 30 may be weak or incomplete.
  • the prompt bonding of the die 40 as described may generate a large number of voids 32 in the adhesive layer 30 .
  • the voids 32 may be defects of the adhesive layer 30 .
  • the voids 32 may be generated close to a top surface of the second substrate 50 , and may occupy about 4% of the total volume of the adhesive layer 30 .
  • the bumps 20 and the adhesive layer 30 may be cooled down. The bumps 20 and the adhesive layer 30 may then be solidified.
  • the adhesive layer 30 may be formed on the second substrate 50 , and the die 40 may thereafter be provided onto the adhesive layer 30 .
  • the adhesive layer 30 may pollute side and bottom surfaces of the second substrate 50 , and also alignment fault of the die 40 may occur.
  • the adhesive layer 30 is formed on the die 40 , and the die 40 with the adhesive layer 30 thereon is thereafter bonded to the second substrate 50 , it may be possible to prevent alignment fault of the die 40 .
  • a controller 100 may determine whether or not a given number of the dice 40 are bonded to the second substrate 50 .
  • the controller 100 may for example perform well known testing and/or inspection of the dice 40 to determine if the dice 40 are successfully bonded to the second substrate 50 .
  • the controller 100 may determine whether a number of the dice 40 that are successfully bonded to the second substrate 50 in step S 20 is greater than a reference number.
  • the flip chip method may return to step S 20 and the bonding head 60 may additionally and/or repeatedly perform bonding of at least one die 40 to the second substrate 50 (S 20 ).
  • a given number of the dice 40 may be bonded to the second substrate 50 , or in other words the number of dice 40 that are successfully bonded to the second substrate 50 is greater than the reference number (Yes in S 30 ), and the flip chip bonding method may proceed to step S 40 .
  • the second substrate 50 is a printed circuit board
  • about two hundred to about five hundred dice 40 may be bonded to the second substrate 50
  • the duration of the bonding (S 20 ) of the dice 40 may be for example about 6 minutes to about 25 minutes.
  • the second substrate 50 is a silicon wafer
  • about one thousand dice 40 may be bonded to the second substrate 50 and the duration of the bonding (S 20 ) of the dice 40 may be for example about 50 minutes to about 1 hour.
  • FIG. 13 illustrates an example of the step S 40 of curing the adhesive layer 30 , as shown in the flow chart of FIG. 1 .
  • a reflow process may be performed on the adhesive layer 30 at step S 40 of curing the adhesive layer 30 .
  • the adhesive layer 30 may be successfully cured for about 10 minutes to about 60 minutes.
  • Step S 40 of curing the adhesive layer 30 may include step S 42 of heating the second substrate 50 and step S 44 of providing air 82 .
  • the second substrate 50 may be heated in an oven 70 (S 42 ).
  • the oven 70 may include housing 72 , a plate 74 , second heater 76 , and second power source 78 .
  • the housing 72 in which the second substrate 50 is placed may provide a hermetically sealed space.
  • the plate 74 may reside or be disposed on a floor side of the housing 72 .
  • the second substrate 50 may be loaded or held on the plate 74 .
  • the second heater 76 may be installed or disposed in the plate 74 .
  • the second power source 78 supplies the second heater 76 with second heating power
  • the second heater 76 may heat the second substrate 50 .
  • the second heater 76 may heat the second substrate 50 to a temperature (i.e., a second temperature) of for example about 100° C. to about 150° C.
  • the second temperature may be less than the first temperature.
  • the adhesive layer 30 and/or the bumps 20 may be melted, and the melted adhesive layer 30 may have a viscosity of about 2,000 pascal-second (Pa ⁇ s) to about 3,000 Pa ⁇ s.
  • the second substrate 50 may be heated to a temperature of about 50° C. to about 200° C. to melt the adhesive layer 30 , and the melted adhesive layer 30 may have a viscosity of about 500 Pa ⁇ s to about 4,000 Pa ⁇ s.
  • the housing 72 may be engaged with an air supply 80 .
  • the air supply 80 may provide air 82 (e.g., see FIG. 15 ) to the adhesive layer 30 and the second substrate 50 in the housing 72 , removing the voids 32 from the adhesive layer 30 (S 44 ).
  • the air 82 may include for example a nitrogen gas, a helium gas, an oxygen gas, a carbon dioxide gas, or an argon gas, or a combination thereof.
  • the air supply 80 may include an air pump. When the air supply 80 provides the air 82 into the housing 72 , the air 82 in the housing 72 may increase in pressure. When the pressure of the air 82 in the housing 72 is increased, the adhesive layer 30 may increase in cohesive force and/or surface tension. When the cohesive force and/or the surface tension of the adhesive layer 30 are increased, the voids 32 may be discharged and removed out of the adhesive layer 30 .
  • FIG. 14 illustrates a graph showing how a removal rate of the voids 32 depends on the pressure of the air 82 in the housing 72 .
  • the horizontal axis shows air pressure in megapascals, and the vertical axis shows void removal rate.
  • the removal rate of the voids 32 may be equal to or greater than about 97%.
  • the pressure of the air 82 in the housing 72 is about 7 bars (or 0.7 Mpa) to about 10 bars (or 1.0 Mpa)
  • the removal rate of the voids 32 may be almost about 100%.
  • the pressure of the air 82 in the housing 72 is equal to or greater than about 4 bars (or 0.4 Mpa)
  • the removal rate of the voids 32 may be almost about 98%.
  • the pressure of the air 82 in the housing 72 is about 1 bar (or 0.1 Mpa) to about 2 bars (or 0.2 Mpa)
  • the removal rate of the voids 32 may be equal to or less than about 95%.
  • FIG. 15 illustrates a cross-sectional view of a fillet 34 of the adhesive layer 30 under typical vacuum pressure.
  • the voids 32 may be promptly removed or decreased in the adhesive layer 30 .
  • the housing 72 may be engaged with an air exhaust 90 to evacuate or pump the air 82 from or out of the housing 72 .
  • the air exhaust 90 may include an air pump.
  • the pressure of the air 82 in the housing 72 may be reduced to vacuum pressure.
  • a fillet 34 of the adhesive layer 30 may be generated and/or increased.
  • the fillet 34 is a type of defect formed when a portion of the adhesive layer 30 outwardly protrudes to the outside of the dice 40 . In other words, the fillet 34 of the adhesive layer 30 protrudes above an upper main surface of the dice 40 .
  • the air supply 80 may provide the air 82 within the housing 72 as having pressure equal to or greater than atmospheric pressure or 1 bar. Thus, defects such as the voids 32 and the fillet 34 may be reduced or removed from the adhesive layer 30 .
  • air having pressure greater than atmospheric pressure may be provided to an adhesive layer between a substrate and a die, which may result in a reduction in defects such as voids and fillets of the adhesive layer.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Wire Bonding (AREA)

Abstract

A flip chip bonding method includes obtaining a die including a first substrate and an adhesive layer on the first substrate; bonding the die to a second substrate different from the first substrate; and curing the adhesive layer. The curing the adhesive layer includes heating the second substrate to melt the adhesive layer, and providing the adhesive layer and the second substrate with air having pressure greater than atmospheric pressure.

Description

CROSS-REFERENCE TO RELATED APPLICATION
A claim of priority under 35 U.S.C. § 119 is made to Korean Patent Application No. 10-2018-0096743 filed on Aug. 20, 2018 in the Korean Intellectual Property Office, the entire contents of which are hereby incorporated by reference.
BACKGROUND
The inventive concepts herein relate to a method of fabricating a semiconductor device, and more particularly to a flip chip bonding method.
In semiconductor packages used in electronic products, the current trend is toward small sizes and thicknesses. Accordingly, there is interest in methods of interconnecting semiconductor chips to package substrates through flip-chip bonding so as to provide semiconductor packages having high density and high capacity, and which may be assembled with high speed while minimizing mounting area and thickness of the semiconductor packages.
SUMMARY
Embodiments of the inventive concepts provide a flip chip bonding method capable of reducing defects such as voids and fillets.
Embodiments of the inventive concepts provide a flip chip bonding method including obtaining a die that includes a first substrate and an adhesive layer on the first substrate; bonding the die to a second substrate different from the first substrate; and curing the adhesive layer. The curing the adhesive layer includes heating the second substrate to melt the adhesive layer, and providing the adhesive layer and the second substrate with air having pressure greater than atmospheric pressure.
Embodiments of the inventive concepts further provide a flip chip bonding method including obtaining a plurality of dies that each include a first substrate and an adhesive layer on the first substrate; providing the plurality of dies onto a second substrate; heating the plurality of dies and the adhesive layer to a first temperature to melt bumps of the plurality of dies and the adhesive layer; compressing the plurality of dies against the second substrate; determining whether a number of the plurality of dies bonded to the second substrate responsive to the compressing is greater than a reference number; heating the second substrate to a second temperature to re-melt the adhesive layer upon determination that the number of the plurality of dies bonded to the second substrate is greater than the reference number, the second temperature being less than the first temperature; and removing a void from the adhesive layer by providing the adhesive layer and the second substrate with air having pressure equal to or greater than atmospheric pressure.
Embodiments of the inventive concepts still further provide a flip chip bonding method including placing a die on a second substrate, the die including a first substrate with metallic bumps and an adhesive layer on the substrate; heating the die to a first temperature; compressing the die against the second substrate after the heating to bond the die to the second substrate; heating the second substrate to a second temperature in an oven after the compressing to melt the adhesive layer; and removing voids in the melted adhesive layer by increasing air pressure in the oven to greater than atmospheric pressure.
BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing and other features of the inventive concepts will be described hereinafter in detail with reference to the accompanying drawings in which like reference numerals refer to like parts or steps throughout the different views.
FIG. 1 illustrates a flow chart of a flip chip bonding method according to example embodiments of the inventive concepts.
FIGS. 2, 3, 4, 5, 6, 7, 8, 9, and 10 illustrate cross-sectional views descriptive of the flip chip bonding method of FIG. 1.
FIG. 11 illustrates a flow chart of a step of obtaining a die in the flow chart of FIG. 1.
FIG. 12 illustrates a flow chart of a step of bonding a die in the flow chart of FIG. 1.
FIG. 13 illustrates a flow chart of a step of curing an adhesive layer in the flow chart of FIG. 1.
FIG. 14 illustrates a graph showing how a void removal rate depends on air pressure in a housing shown in FIG. 9.
FIG. 15 illustrates a cross-sectional view of a fillet of an adhesive layer under typical vacuum pressure.
 DETAILED DESCRIPTION OF EMBODIMENTS
Example embodiments will be described more fully with reference to the accompanying drawings, in which some example embodiments are shown. Example embodiments may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these example embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of example embodiments of the inventive concepts to those of ordinary skill in the art. In the drawings, the thicknesses of layers and regions may be exaggerated for clarity. Like reference characters and/or numerals in the drawings denote like elements, and thus their description may be omitted.
FIG. 1 illustrates a flow chart of a flip chip bonding method according to example embodiments of the inventive concepts. FIGS. 2, 3, 4, 5, 6, 7, 8, 9 and 10 illustrate cross-sectional views descriptive of the flip chip bonding method of FIG. 1.
Referring to FIGS. 1 to 10, a flip chip bonding method according to embodiments of the inventive concepts includes step S10 of obtaining a die 40, step S20 of bonding the die 40, step S30 of determining whether or not a given number of dice (i.e., dies) 40 are bonded, and step S40 of curing an adhesive layer 30. Hereinafter, die 40 may refer both to a singular die or a plurality of dice. At step S10, the die 40 may be prepared from a first substrate 10. At step S20, the adhesive layer 30 may be used to attach the die 40 to a second substrate 50 (i.e., bonding the die 40 to the second substrate 50 different than the first substrate 10). At step S30, determination of whether a given number of the dice 40 are bonded to the second substrate 50 is made. At step S40, defects may be removed from the adhesive layer 30.
FIG. 11 illustrates an example of step S10 of obtaining the die 40, as shown in the flow chart of FIG. 1.
Referring to FIGS. 2 to 4 and 11, step S10 of obtaining the die 40 may include step S12 of forming bumps 20, step S14 of forming the adhesive layer 30, and step S16 of cutting the adhesive layer 30 and the first substrate 10.
Referring to FIGS. 2 and 11, a ball attaching apparatus (not shown) may form the bumps 20 on or over the first substrate 10 (S12). The first substrate 10 may include a silicon wafer for example. The first substrate 10 may have a plurality of first pads 12 on or over a main upper surface. The first pads 12 may be conductive. The bumps 20 may be formed on the first pads 12. Each of the bumps 20 may include a solder ball. Each of the bumps 20 may be metallic.
Referring to FIGS. 3 and 11, an adhesive coating apparatus (not shown) may form the adhesive layer 30 on or over the first substrate 10 and the bumps 20 (S14). The adhesive layer 30 may be coated on an entirety of a top surface of the first substrate 10. The adhesive layer 30 may include a non-conductive film (NCF) or a non-conductive paste (NCP). For example, the adhesive layer 30 may contain a thermosetting resin, a hardener, and a reducer. The thermosetting resin may include for example a bisphenol A epoxy resin, a bisphenol F epoxy resin, a novolac epoxy resin, an aliphatic epoxy resin, or a glycidylamine epoxy resin, or the like. The hardener may cure the thermosetting resin. The hardener may include for example amine or polyimide. The thermosetting resin and the hardener may have for example an equivalence ratio of caloric value per unit mass of about 100 joule/gram (J/g) to about 150 J/g. The thermosetting resin and the hardener may have for example a mixture ratio of about 10:1 to about 15:1. The reducer may react at a temperature of about 100° C. to 150° C. or higher to remove native oxide from the first pads 12 and the bumps 20. For example, the reducer may include in its one molecule one or more alcoholic hydroxyl groups (e.g., dimethanol, diethylen glycol, butanetriol, or triethanolamine), one or more phenolic hydroxyl groups (e.g., naphthol, hydroxyhydroquinone, or trihydroxybenzopyenone), one or more carboxylic acids (e.g., oxalic acid, succinic acid, malonic acid, oxoacid, or carboxylic acid derivative), a nitrogen-containing compound having an unshared electron pair (e.g., imidazole or amine), or a combination thereof.
The adhesive layer 30 may further contain for example a flux of carboxylic hydrate, hydroxyl hydrate, or phenolic hydrate, or the like. The reducer may react at about 150° C. with the native oxide.
Referring to FIGS. 4 and 11, a cutting apparatus 42 may cut the adhesive layer 30 and the first substrate 10 into a plurality of the dice 40 (S16). The cutting apparatus 42 may be for example a wafer sawing machine or a laser sawing machine. The die 40 may include for example a memory chip, a logic chip, or an application processor (AP), among other components. The die 40 may have a rectangular shape when viewed in plan.
FIG. 12 illustrates an example of step S20 of bonding the die 40, as shown in the flow chart of FIG. 1.
Referring to FIGS. 5 to 7 and 12, at step S20, a thermocompression process may be performed on the die 40 and the adhesive layer 30. For example, the step S20 of bonding the die 40 may include step S22 of providing the die 40, step S24 of heating the die 40, and step S26 of compressing the die 40.
Referring to FIGS. 5 and 12, a bonding head 60 may provide (i.e., place) the die 40 onto a second substrate 50 (S22). The second substrate 50 may have a plurality of second pads 52 on an upper main surface. The second pads 52 may be conductive. The bumps 20 may be aligned with the second pads 52. The first pads 12 may also be aligned with the second pads 52. The bonding head 60 may align the first pads 12 with the second pads 52 in about 0.5 seconds or less. The bonding head 60 may have a first heater 62. The first heater 62 may be connected in series with a first power source 64 and a first switch 66. The first power source 64 may supply the first heater 62 with first heating power. The first switch 66 may control the first heating power.
Referring to FIGS. 6 and 12, when the first switch 66 is closed, the first heater 62 as powered by the first heating power may heat the die 40 and melt the bumps 20 of the die 40 and the adhesive layer 30 (S24). The first heater 62 may for example heat the die 40 to a temperature (i.e., a first temperature) of about 150° C. to about 300° C.
Referring to FIGS. 7 and 12, as expressed by arrows, the bonding head 60 may compress the die 40 against the second substrate 50 (S26). The bumps 20 may connect the first pads 12 to the second pads 52. The bonding head 60 may bond the die 40 to the substrate 50 at high speed. For example, the bonding head 60 may compress the die 40 against the substrate 50 for about 3 seconds to about 4 seconds to bond the die 40 to the substrate 50. However, if the die 40 is promptly compressed for the specified time or duration to be bonded as described above, a curing reaction between the thermosetting resin and the hardener of the adhesive layer 30 may be weak or incomplete. Furthermore, the prompt bonding of the die 40 as described may generate a large number of voids 32 in the adhesive layer 30. The voids 32 may be defects of the adhesive layer 30. The voids 32 may be generated close to a top surface of the second substrate 50, and may occupy about 4% of the total volume of the adhesive layer 30.
When the first switch 66 is subsequently opened, the bumps 20 and the adhesive layer 30 may be cooled down. The bumps 20 and the adhesive layer 30 may then be solidified.
As an alternative, the adhesive layer 30 may be formed on the second substrate 50, and the die 40 may thereafter be provided onto the adhesive layer 30. However, in such a case the adhesive layer 30 may pollute side and bottom surfaces of the second substrate 50, and also alignment fault of the die 40 may occur. In contrast, when the adhesive layer 30 is formed on the die 40, and the die 40 with the adhesive layer 30 thereon is thereafter bonded to the second substrate 50, it may be possible to prevent alignment fault of the die 40.
Referring to FIGS. 1 and 8, at step S30, a controller 100 may determine whether or not a given number of the dice 40 are bonded to the second substrate 50. The controller 100 may for example perform well known testing and/or inspection of the dice 40 to determine if the dice 40 are successfully bonded to the second substrate 50. For example, the controller 100 may determine whether a number of the dice 40 that are successfully bonded to the second substrate 50 in step S20 is greater than a reference number. In case that the given number of the dice 40 are not bonded to the second substrate 50, or in other words the number of dice 40 that are successfully bonded to the second substrate 50 is not greater than the reference number (No in S30), the flip chip method may return to step S20 and the bonding head 60 may additionally and/or repeatedly perform bonding of at least one die 40 to the second substrate 50 (S20). As a result, a given number of the dice 40 may be bonded to the second substrate 50, or in other words the number of dice 40 that are successfully bonded to the second substrate 50 is greater than the reference number (Yes in S30), and the flip chip bonding method may proceed to step S40.
In the case that the second substrate 50 is a printed circuit board, about two hundred to about five hundred dice 40 may be bonded to the second substrate 50, and the duration of the bonding (S20) of the dice 40 may be for example about 6 minutes to about 25 minutes. In the case that the second substrate 50 is a silicon wafer, about one thousand dice 40 may be bonded to the second substrate 50 and the duration of the bonding (S20) of the dice 40 may be for example about 50 minutes to about 1 hour.
FIG. 13 illustrates an example of the step S40 of curing the adhesive layer 30, as shown in the flow chart of FIG. 1.
Referring to FIGS. 9, 10, and 13, a reflow process may be performed on the adhesive layer 30 at step S40 of curing the adhesive layer 30. For example, the adhesive layer 30 may be successfully cured for about 10 minutes to about 60 minutes. Step S40 of curing the adhesive layer 30 may include step S42 of heating the second substrate 50 and step S44 of providing air 82.
Referring to FIGS. 9 and 13, when a given number of the dice 40 are bonded to the second substrate 50, or in other words the number of the dice 40 that are successfully bonded to the second substrate 50 is greater than the reference number (Yes in S30 of FIG. 1), the second substrate 50 may be heated in an oven 70 (S42). In the oven 70, the second substrate 50 may be heated to re-melt the adhesive layer 30 and/or the bumps 20. For example, the oven 70 may include housing 72, a plate 74, second heater 76, and second power source 78. The housing 72 in which the second substrate 50 is placed may provide a hermetically sealed space. The plate 74 may reside or be disposed on a floor side of the housing 72. The second substrate 50 may be loaded or held on the plate 74. The second heater 76 may be installed or disposed in the plate 74. When the second power source 78 supplies the second heater 76 with second heating power, the second heater 76 may heat the second substrate 50. The second heater 76 may heat the second substrate 50 to a temperature (i.e., a second temperature) of for example about 100° C. to about 150° C. The second temperature may be less than the first temperature. When the second substrate 50 is heated to a temperature of about 100° C. to about 150° C., the adhesive layer 30 and/or the bumps 20 may be melted, and the melted adhesive layer 30 may have a viscosity of about 2,000 pascal-second (Pa·s) to about 3,000 Pa·s. Alternatively, the second substrate 50 may be heated to a temperature of about 50° C. to about 200° C. to melt the adhesive layer 30, and the melted adhesive layer 30 may have a viscosity of about 500 Pa·s to about 4,000 Pa·s. The housing 72 may be engaged with an air supply 80.
Referring to FIGS. 10 and 13, the air supply 80 may provide air 82 (e.g., see FIG. 15) to the adhesive layer 30 and the second substrate 50 in the housing 72, removing the voids 32 from the adhesive layer 30 (S44). The air 82 may include for example a nitrogen gas, a helium gas, an oxygen gas, a carbon dioxide gas, or an argon gas, or a combination thereof. The air supply 80 may include an air pump. When the air supply 80 provides the air 82 into the housing 72, the air 82 in the housing 72 may increase in pressure. When the pressure of the air 82 in the housing 72 is increased, the adhesive layer 30 may increase in cohesive force and/or surface tension. When the cohesive force and/or the surface tension of the adhesive layer 30 are increased, the voids 32 may be discharged and removed out of the adhesive layer 30.
FIG. 14 illustrates a graph showing how a removal rate of the voids 32 depends on the pressure of the air 82 in the housing 72. The horizontal axis shows air pressure in megapascals, and the vertical axis shows void removal rate.
Referring to FIG. 14, when the pressure of the air 82 in the housing 72 is equal to or greater than about 3 bars (or 0.3 Mpa), the removal rate of the voids 32 may be equal to or greater than about 97%. When the pressure of the air 82 in the housing 72 is about 7 bars (or 0.7 Mpa) to about 10 bars (or 1.0 Mpa), the removal rate of the voids 32 may be almost about 100%. When the pressure of the air 82 in the housing 72 is equal to or greater than about 4 bars (or 0.4 Mpa), the removal rate of the voids 32 may be almost about 98%. When the pressure of the air 82 in the housing 72 is about 1 bar (or 0.1 Mpa) to about 2 bars (or 0.2 Mpa), the removal rate of the voids 32 may be equal to or less than about 95%.
FIG. 15 illustrates a cross-sectional view of a fillet 34 of the adhesive layer 30 under typical vacuum pressure.
Referring to FIG. 15, when the pressure of the air 82 in the housing 72 is reduced to vacuum pressure, the voids 32 may be promptly removed or decreased in the adhesive layer 30. The housing 72 may be engaged with an air exhaust 90 to evacuate or pump the air 82 from or out of the housing 72. The air exhaust 90 may include an air pump. The pressure of the air 82 in the housing 72 may be reduced to vacuum pressure. However, when the pressure of the air 82 is reduced to vacuum pressure, a fillet 34 of the adhesive layer 30 may be generated and/or increased. The fillet 34 is a type of defect formed when a portion of the adhesive layer 30 outwardly protrudes to the outside of the dice 40. In other words, the fillet 34 of the adhesive layer 30 protrudes above an upper main surface of the dice 40.
It may be desired to dispose a package on the dice 40. When the fillet 34 is higher or thicker than the dice 40, or in other words when the fillet 34 protrudes above an upper main surface of the dice 40, packages may stack poorly on the dice 40.
Referring back to FIGS. 9 and 10, the air supply 80 may provide the air 82 within the housing 72 as having pressure equal to or greater than atmospheric pressure or 1 bar. Thus, defects such as the voids 32 and the fillet 34 may be reduced or removed from the adhesive layer 30.
In the flip chip bonding method according to the inventive concepts, air having pressure greater than atmospheric pressure may be provided to an adhesive layer between a substrate and a die, which may result in a reduction in defects such as voids and fillets of the adhesive layer.
Although the inventive concepts have been described with reference to the accompanying drawings, it should be understood to those skilled in the art that various changes and modifications may be made without departing from the technical spirit and features of the inventive concepts. It should therefore be understood that the embodiments described above are illustrative but not limiting.

Claims (19)

What is claimed is:
1. A flip chip bonding method comprising:
obtaining a die that includes a first substrate having a plurality of bumps and an adhesive layer on the first substrate;
providing the die onto a second substrate;
heating the die to a first temperature to melt the plurality of bumps and the adhesive layer;
compressing the die against the second substrate to bond the die to the second substrate; and
curing the adhesive layer,
wherein the curing the adhesive layer comprises
heating the second substrate to a second temperature lower than the first temperature to re-melt the adhesive layer, and
providing the adhesive layer and the second substrate with air having pressure greater than atmospheric pressure to remove a void in the adhesive layer.
2. The method of claim 1, wherein the air is provided at a pressure equal to or greater than 3 bars.
3. The method of claim 1, wherein the adhesive layer comprises:
an epoxy resin; and
a hardener that cures the epoxy resin,
wherein the epoxy resin and the hardener have an equivalence ratio of caloric value per unit mass of 100 joule/gram (J/g) to 150 J/g.
4. The method of claim 3, wherein the adhesive layer further comprises a reducer.
5. The method of claim 4, wherein the reducer comprises one or more of an alcoholic hydroxyl group, a phenolic hydroxyl group, a carboxylic acid, and a nitrogen-containing compound, wherein
the alcoholic hydroxyl group includes dimethanol, diethylen glycol, butanetriol, or triethanolamine,
the phenolic hydroxyl group includes naphthol, hydroxyhydroquinone, or trihydroxybenzopyenone,
the carboxylic acid includes oxalic acid, succinic acid, malonic acid, oxoacid, or carboxylic acid derivative, and
the nitrogen-containing compound includes imidazole or amide.
6. The method of claim 1, wherein the heating the second substrate comprises heating the second substrate to 50° C. to 200° C. so that the adhesive layer has a viscosity of 500 Pa·s to 4,000 Pa·s.
7. The method of claim 1, wherein the curing the adhesive layer comprises performing a reflow process.
8. The method of claim 1, wherein the compressing the die comprises performing a thermocompression process.
9. The method of claim 1, wherein the heating the die comprises heating the die to 150° C. to 300° C.
10. A flip chip bonding method comprising:
obtaining a plurality of dies that each include a first substrate and an adhesive layer on the first substrate;
providing the plurality of dies onto a second substrate;
heating the plurality of dies and the adhesive layer to a first temperature to melt bumps of the plurality of dies and the adhesive layer;
compressing the plurality of dies against the second substrate;
determining whether a number of the plurality of dies bonded to the second substrate responsive to the compressing is greater than a reference number;
heating the second substrate to a second temperature to re-melt the adhesive layer upon determination that the number of the plurality of dies bonded to the second substrate is greater than the reference number, the second temperature being less than the first temperature; and
removing a void from the adhesive layer by providing the adhesive layer and the second substrate with air having pressure equal to or greater than atmospheric pressure.
11. The method of claim 10, wherein the first temperature is 150° C. to 300° C., and the second temperature is 100° C. to 150° C.
12. The method of claim 10, wherein the second substrate is heated in an oven, and the air is provided by an air supply engaged with the oven.
13. The method of claim 12, wherein the oven comprises:
a housing;
a plate disposed in the housing and configured to hold the second substrate; and
a heater disposed in the plate and configured to heat the second substrate.
14. The method of claim 10, wherein the obtaining the plurality of dies comprises:
forming the bumps on a plurality of first pads of a substrate;
forming an adhesive on the bumps and the substrate; and
cutting the adhesive and the substrate to provide the plurality of dies each including the cut adhesive and the cut substrate respectively as the first substrate and the adhesive layer.
15. The method of claim 10, wherein the air is provided at a pressure equal to or greater than 3 bars.
16. The method of claim 10, wherein the adhesive layer comprises:
an epoxy resin; and
a hardener that cures the epoxy resin,
wherein the epoxy resin and the hardener have a mixture ratio of 10:1 to 15:1.
17. A flip chip bonding method comprising;
placing a die on a second substrate, the die including a first substrate with metallic bumps and an adhesive layer on the first substrate;
heating the die to a first temperature to melt the metallic bumps and the adhesive layer;
compressing the die against the second substrate after the heating to bond the die to the second substrate;
heating the second substrate to a second temperature lower than the first temperature in an oven after the compressing to re-melt the adhesive layer; and
removing voids in the re-melted adhesive layer by increasing air pressure in the oven to greater than atmospheric pressure.
18. The method of claim 17, wherein the first temperature is 150° C. to 300° C., and the second temperature is 100° C. to 150° C.
19. The method of claim 17, wherein the removing the voids comprises increasing the air pressure to 3 bars or greater.
US16/533,450 2018-08-20 2019-08-06 Flip chip bonding method Active US10910339B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020180096743A KR102555721B1 (en) 2018-08-20 2018-08-20 method for bonding flip chip
KR10-2018-0096743 2018-08-20

Publications (2)

Publication Number Publication Date
US20200058615A1 US20200058615A1 (en) 2020-02-20
US10910339B2 true US10910339B2 (en) 2021-02-02

Family

ID=69523390

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/533,450 Active US10910339B2 (en) 2018-08-20 2019-08-06 Flip chip bonding method

Country Status (3)

Country Link
US (1) US10910339B2 (en)
KR (1) KR102555721B1 (en)
CN (1) CN110854028A (en)

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6114239A (en) * 1993-12-13 2000-09-05 Micron Communications, Inc. Electronic circuit bonding interconnect component and flip chip interconnect bond
US20080066856A1 (en) * 2006-09-15 2008-03-20 Lintec Corporation Process for manufacturing process of semiconductor device
US7368817B2 (en) 2003-11-10 2008-05-06 Chippac, Inc. Bump-on-lead flip chip interconnection
JP2008135410A (en) 2005-03-14 2008-06-12 Matsushita Electric Ind Co Ltd Method for mounting electronic component, circuit board having electronic component mounted thereon, and electronic equipment having circuit board mounted thereon
US7498678B2 (en) 2001-10-26 2009-03-03 Intel Corporation Electronic assemblies and systems with filled no-flow underfill
US7732255B2 (en) 2006-12-20 2010-06-08 Nippon Mektron, Ltd. Flip chip mounting method by no-flow underfill
US7829379B2 (en) 2007-10-17 2010-11-09 Analog Devices, Inc. Wafer level stacked die packaging
US20110166258A1 (en) 2010-01-05 2011-07-07 Toray Saehan Inc. Resin composition for no-flow underfill, no-flow underfill flim using the same and manufacturing method thereof
US20130056686A1 (en) 2010-04-13 2013-03-07 Sony Chemical & Information Device Corporation Curable resin composition, adhesive epoxy resin paste, die-bonding agent, non-conductive paste, adhesive epoxy resin film, non-conductive epoxy resin film, anisotropic conductive paste, and anisotropic conductive film
US20140098507A1 (en) 2012-10-05 2014-04-10 Samsung Electro-Mechanics Co., Ltd. Printed circuit board, semiconductor package using the same, and method for manufacturing the printed circuit board and the semiconductor package
US9117813B2 (en) 2012-06-15 2015-08-25 General Electric Company Integrated circuit package and method of making same
US9343423B2 (en) 2011-09-13 2016-05-17 International Business Machines Corporation No flow underfill or wafer level underfill and solder columns
US9524955B2 (en) 2009-03-24 2016-12-20 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming no-flow underfill material around vertical interconnect structure
KR101753158B1 (en) 2016-04-28 2017-08-09 (주)이녹스첨단소재 Composition for non-conductive film and non-conductive film including the same
KR101773711B1 (en) 2016-06-02 2017-08-31 주식회사 케이씨씨 Composition for Nonconductive Adhesive Film and Nonconductive Adhesive Film
JP2017197688A (en) 2016-04-28 2017-11-02 三井化学東セロ株式会社 Insulation film for underfill
US9831207B2 (en) 2012-02-02 2017-11-28 Taiwan Semiconductor Manufacturing Company, Ltd. No-flow underfill for package with interposer frame

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5788107B2 (en) * 2013-08-22 2015-09-30 積水化学工業株式会社 Adhesive for semiconductor
KR102310226B1 (en) * 2013-12-24 2021-10-08 닛토덴코 가부시키가이샤 Adhesive film, dicing·die bond film, manufacturing method for semiconductor device, and semiconductor device
TWI701149B (en) * 2015-11-13 2020-08-11 日商富士軟片股份有限公司 Manufacturing method of laminated body, manufacturing method of semiconductor element

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6114239A (en) * 1993-12-13 2000-09-05 Micron Communications, Inc. Electronic circuit bonding interconnect component and flip chip interconnect bond
US7498678B2 (en) 2001-10-26 2009-03-03 Intel Corporation Electronic assemblies and systems with filled no-flow underfill
US7368817B2 (en) 2003-11-10 2008-05-06 Chippac, Inc. Bump-on-lead flip chip interconnection
JP2008135410A (en) 2005-03-14 2008-06-12 Matsushita Electric Ind Co Ltd Method for mounting electronic component, circuit board having electronic component mounted thereon, and electronic equipment having circuit board mounted thereon
US20080066856A1 (en) * 2006-09-15 2008-03-20 Lintec Corporation Process for manufacturing process of semiconductor device
US7732255B2 (en) 2006-12-20 2010-06-08 Nippon Mektron, Ltd. Flip chip mounting method by no-flow underfill
US7829379B2 (en) 2007-10-17 2010-11-09 Analog Devices, Inc. Wafer level stacked die packaging
US9524955B2 (en) 2009-03-24 2016-12-20 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming no-flow underfill material around vertical interconnect structure
US20110166258A1 (en) 2010-01-05 2011-07-07 Toray Saehan Inc. Resin composition for no-flow underfill, no-flow underfill flim using the same and manufacturing method thereof
US20130056686A1 (en) 2010-04-13 2013-03-07 Sony Chemical & Information Device Corporation Curable resin composition, adhesive epoxy resin paste, die-bonding agent, non-conductive paste, adhesive epoxy resin film, non-conductive epoxy resin film, anisotropic conductive paste, and anisotropic conductive film
US9343423B2 (en) 2011-09-13 2016-05-17 International Business Machines Corporation No flow underfill or wafer level underfill and solder columns
US9831207B2 (en) 2012-02-02 2017-11-28 Taiwan Semiconductor Manufacturing Company, Ltd. No-flow underfill for package with interposer frame
US9117813B2 (en) 2012-06-15 2015-08-25 General Electric Company Integrated circuit package and method of making same
KR20140044561A (en) 2012-10-05 2014-04-15 삼성전기주식회사 Printed circuit board and semiconductor package using the same, and method for manufacturing the printed circuit board and semiconductor package
US20140098507A1 (en) 2012-10-05 2014-04-10 Samsung Electro-Mechanics Co., Ltd. Printed circuit board, semiconductor package using the same, and method for manufacturing the printed circuit board and the semiconductor package
KR101753158B1 (en) 2016-04-28 2017-08-09 (주)이녹스첨단소재 Composition for non-conductive film and non-conductive film including the same
JP2017197688A (en) 2016-04-28 2017-11-02 三井化学東セロ株式会社 Insulation film for underfill
KR101773711B1 (en) 2016-06-02 2017-08-31 주식회사 케이씨씨 Composition for Nonconductive Adhesive Film and Nonconductive Adhesive Film

Also Published As

Publication number Publication date
US20200058615A1 (en) 2020-02-20
KR102555721B1 (en) 2023-07-17
KR20200021230A (en) 2020-02-28
CN110854028A (en) 2020-02-28

Similar Documents

Publication Publication Date Title
TWI413195B (en) Method and apparatus of compression molding for reducing viods in molding compound
US7060528B2 (en) Method for mounting a semiconductor element to an interposer by compression bonding
KR101035297B1 (en) Method for manufacturing semiconductor device
JP2004349495A (en) Semiconductor device and its manufacturing method, and electronic device and electronic equipment
JP2009110995A (en) Three-dimensional packaging method and apparatus
US10679931B2 (en) Ball grid array and land grid array assemblies fabricated using temporary resist
US20120077312A1 (en) Flip-chip bonding method to reduce voids in underfill material
JP5660178B2 (en) Semiconductor wafer dicing method and semiconductor device manufacturing method using the same
JP2014045206A (en) Semiconductor device manufacturing method
US6966964B2 (en) Method and apparatus for manufacturing semiconductor device
US10910339B2 (en) Flip chip bonding method
WO2008032510A1 (en) Process for producing semiconductor device
JP2009252799A (en) Method for manufacturing semiconductor device
JP5163358B2 (en) Semiconductor wafer dicing method
JP2002118147A (en) Method of mounting semiconductor chip to printed circuit board, and mounting sheet used for embodying the method
JP7406336B2 (en) Manufacturing method of semiconductor device
JP2014195102A (en) Semiconductor device manufacturing method
Yeo et al. Solder joint encapsulation and reliability using dippable underfill
JP2009004462A (en) Method of mounting semiconductor device
JP6885527B1 (en) How to manufacture electronic component equipment and electronic component equipment
Horibe et al. Vacuum underfill technology for advanced packaging
JP2009260213A (en) Method of manufacturing semiconductor device
US9013048B2 (en) Semiconductor device manufacturing method and semiconductor device
TW200935526A (en) Manufacturing method for semiconductor device and underfill dispensing machine thereof
KR20160105415A (en) Mounting method for semiconductor device and mounting device

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JIN, HWAIL;CHOI, YONGWON;KANG, MYUNG-SUNG;AND OTHERS;SIGNING DATES FROM 20190222 TO 20190309;REEL/FRAME:050020/0154

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE