UA15502A - Digital-analog system for registration and data processing - Google Patents

Digital-analog system for registration and data processing

Info

Publication number
UA15502A
UA15502A UA4903565A UA4903565A UA15502A UA 15502 A UA15502 A UA 15502A UA 4903565 A UA4903565 A UA 4903565A UA 4903565 A UA4903565 A UA 4903565A UA 15502 A UA15502 A UA 15502A
Authority
UA
Ukraine
Prior art keywords
unit
registration
data processing
digital
program
Prior art date
Application number
UA4903565A
Other languages
Russian (ru)
Ukrainian (uk)
Inventor
Олексій Андрійович Урсатьєв
Алексей Андреевич Урсатьев
Юрій Леонідович Серебряников
Юрий Леонидович Серебряников
Софа Лейзерівна Сапожникова
Софа Лейзеровна Сапожникова
Юрій Михайлович Грешищев
Юрий Михайлович Грешищев
Original Assignee
Інститут Кібернетики Ім.В.М.Глушкова Ан Урср
Институт кибернетики им. В.М.Глушкова АН УССР
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Інститут Кібернетики Ім.В.М.Глушкова Ан Урср, Институт кибернетики им. В.М.Глушкова АН УССР filed Critical Інститут Кібернетики Ім.В.М.Глушкова Ан Урср
Priority to UA4903565A priority Critical patent/UA15502A/en
Publication of UA15502A publication Critical patent/UA15502A/en

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)

Abstract

The discrete-continuous system for registration and data processing comprises a program reconfiguration unit, an output unit and a microcomputer. The program reconfiguration unit comprises a multiplexor and a demultiplexor. In the system there is additionally a video coder, a direct memory access unit, a program exchange unit, a strobe former, an address and a clock unit, a scratchpad storage unit and a master clock generator.
UA4903565A 1991-01-21 1991-01-21 Digital-analog system for registration and data processing UA15502A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
UA4903565A UA15502A (en) 1991-01-21 1991-01-21 Digital-analog system for registration and data processing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
UA4903565A UA15502A (en) 1991-01-21 1991-01-21 Digital-analog system for registration and data processing

Publications (1)

Publication Number Publication Date
UA15502A true UA15502A (en) 1997-06-30

Family

ID=74354846

Family Applications (1)

Application Number Title Priority Date Filing Date
UA4903565A UA15502A (en) 1991-01-21 1991-01-21 Digital-analog system for registration and data processing

Country Status (1)

Country Link
UA (1) UA15502A (en)

Similar Documents

Publication Publication Date Title
US5587954B1 (en) Random access memory arranged for operating synchronously with a multiprocessor and a system including a data processor a synchronous dram a peripheral device and a system clock
EP0472829A3 (en) Multicomputer complex and distributed shared data memory
HK1000067A1 (en) Data processing apparatus for dynamically setting timings in a dynamic memory system
GB2246219B (en) Single in-line dram memory module
EP0446940A3 (en) Dynamic data storage system
GB2225657B (en) Random access memory system
DE3876415D1 (en) DYNAMIC DIRECT ACCESS MEMORY.
EP0458516A3 (en) Memory access bus arrangement
GB2202977B (en) Computer system having direct memory access
GB8814077D0 (en) Data memory system
GB2241800B (en) Memory access method and system
AR242312A1 (en) Memory access system in a computer accommodating an add-on memory
EP0510635A3 (en) Address generation in a data processing unit
GB8825764D0 (en) Computer memory addressing system
KR970008600B1 (en) Memory access system
UA15502A (en) Digital-analog system for registration and data processing
EP0444624A3 (en) Apparatus for generating an address to access a memory
GB2215887B (en) Data memory system
EP0323080A3 (en) Multiprocessor memory access control system
GB8806877D0 (en) Simultaneous memories with independent address generation
EP0437928A3 (en) Memory management in a multi-processor system
AU631631B2 (en) Improved scheme for insuring data consistency between a plurality of cache memories and the main memory in a multi-processor computer system
GB9213563D0 (en) Data processing apparatus with dynamic memory allocation
GB2216302B (en) Memory addressing system
KR950020619U (en) Common Memory Access Control Circuit in Multiprocessor System