TWI755034B - Device substrate and manufacturing method thereof - Google Patents
Device substrate and manufacturing method thereof Download PDFInfo
- Publication number
- TWI755034B TWI755034B TW109128161A TW109128161A TWI755034B TW I755034 B TWI755034 B TW I755034B TW 109128161 A TW109128161 A TW 109128161A TW 109128161 A TW109128161 A TW 109128161A TW I755034 B TWI755034 B TW I755034B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- driving circuit
- substrate
- electrical connection
- light
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
Landscapes
- Electroluminescent Light Sources (AREA)
Abstract
Description
本發明是有關於一種元件基板,且特別是有關於具有發光元件的元件基板及其製造方法。The present invention relates to an element substrate, and more particularly, to an element substrate having a light-emitting element and a method for manufacturing the same.
異方性導電膜(An-isotropic Conductive Film,ACF )是一種常見的連接媒介。一般而言,異方性導電膜包含膠材以及分佈於膠材中的導電粒子。將一整片異方性導電膜貼於電路基板上並覆蓋電路基板上的多個接墊,接著將晶片熱壓於異方性導電膜上,使晶片能與電路基板電性連接。異方性導電膜中的導電粒子在熱壓後彼此連接,使電子可以藉由連接在一起的導電粒子而穿過異方性導電膜。然而,在熱壓製程中,由於異方性導電膜的面積較大,異方性導電膜的排膠效果不佳(或流動性不佳),導致導電粒子未能朝向預期的方向流動,容易在不同的接墊之間彼此連接,導致不同的接墊短路。此外,藉由異方性導電膜接合的製程需在高溫高壓的環境下執行,且需要以凸塊(bump)對異方性導電膜中的導電粒子施加壓力。然而,大面積的凸塊陣列並不容易製作,且凸塊在高溫高壓的環境下又容易因為應力集中而導致元件受損,所以利用異方性導電膜來進行大面積的電子元件的接合並不實際。An-isotropic Conductive Film (ACF) is a common connection medium. Generally speaking, the anisotropic conductive film includes a glue material and conductive particles distributed in the glue material. A whole piece of anisotropic conductive film is attached to the circuit substrate and covers a plurality of pads on the circuit substrate, and then the chip is hot-pressed on the anisotropic conductive film, so that the chip can be electrically connected to the circuit substrate. The conductive particles in the anisotropic conductive film are connected to each other after hot pressing, so that electrons can pass through the anisotropic conductive film through the conductive particles connected together. However, during the hot pressing process, due to the large area of the anisotropic conductive film, the anisotropic conductive film has poor debinding effect (or poor fluidity), resulting in the conductive particles failing to flow in the expected direction, which is easy to The different pads are connected to each other, causing the different pads to short-circuit. In addition, the process of bonding by the anisotropic conductive film needs to be performed in a high temperature and high pressure environment, and it is necessary to apply pressure to the conductive particles in the anisotropic conductive film with bumps. However, it is not easy to fabricate a large-area bump array, and the bumps are easily damaged due to stress concentration in the environment of high temperature and high pressure. Therefore, anisotropic conductive films are used to bond and integrate large-area electronic components. not realistic.
本發明提供一種元件基板,發光元件基板能較佳的連接至驅動電路基板。The present invention provides an element substrate, and the light-emitting element substrate can be preferably connected to the driving circuit substrate.
本發明提供一種元件基板的製造方法,發光元件基板能較佳的連接至驅動電路基板。The present invention provides a manufacturing method of an element substrate, and the light-emitting element substrate can be preferably connected to a driving circuit substrate.
本發明的至少一實施例提供一種元件基板,包括驅動電路基板、連接層以及發光元件基板。連接層位於驅動電路基板上。發光元件基板藉由連接層而固定於驅動電路基板。驅動電路基板包括第一基板、驅動電路、保護層以及多個第一接墊。驅動電路位於第一基板上。保護層覆蓋驅動電路。多個第一接墊位於保護層上,且電性連接至驅動電路。連接層包括多個電性連接結構以及至少一輔助結構。電性連接結構分別形成於第一接墊上。輔助結構形成於保護層上,且分離於電性連接結構。發光元件基板包括至少一絕緣層、至少一導線層、多個第二接墊以及多個發光元件。導線層位於絕緣層中。多個第二接墊位於絕緣層朝向連接層的一側,且連接至電性連接結構。發光元件設置於絕緣層上,且透過導線層而電性連接至第二接墊。At least one embodiment of the present invention provides an element substrate, which includes a driving circuit substrate, a connection layer, and a light-emitting element substrate. The connection layer is located on the driving circuit substrate. The light-emitting element substrate is fixed to the driving circuit substrate through the connection layer. The driving circuit substrate includes a first substrate, a driving circuit, a protective layer and a plurality of first pads. The driving circuit is located on the first substrate. The protective layer covers the driving circuit. The plurality of first pads are located on the protective layer and are electrically connected to the driving circuit. The connection layer includes a plurality of electrical connection structures and at least one auxiliary structure. The electrical connection structures are respectively formed on the first pads. The auxiliary structure is formed on the protective layer and separated from the electrical connection structure. The light-emitting element substrate includes at least one insulating layer, at least one wire layer, a plurality of second pads and a plurality of light-emitting elements. The wire layer is located in the insulating layer. The plurality of second pads are located on the side of the insulating layer facing the connection layer and connected to the electrical connection structure. The light-emitting element is arranged on the insulating layer and is electrically connected to the second pad through the wire layer.
本發明的至少一實施例提供一種元件基板的製造方法,包括:提供驅動電路基板、形成第一連接材料層於驅動電路基板上、圖案化第一連接材料層並形成多個電性連接結構以及設置發光元件基板於電性連接結構上。驅動電路基板包括第一基板、驅動電路、保護層以及多個第一接墊。驅動電路位於第一基板上。保護層覆蓋驅動電路。多個第一接墊位於保護層上,且電性連接至驅動電路。多個電性連接結構分別形成於多個第一接墊上。發光元件基板包括至少一絕緣層、至少一導線層、多個第二接墊以及多個發光元件。導線層位於絕緣層中。多個第二接墊位於絕緣層朝向電性連接結構的一側,且連接至電性連接結構。多個發光元件設置於絕緣層上,且透過導線層而電性連接至多個第二接墊。At least one embodiment of the present invention provides a method for manufacturing an element substrate, including: providing a driving circuit substrate, forming a first connection material layer on the driving circuit substrate, patterning the first connection material layer and forming a plurality of electrical connection structures, and The light-emitting element substrate is arranged on the electrical connection structure. The driving circuit substrate includes a first substrate, a driving circuit, a protective layer and a plurality of first pads. The driving circuit is located on the first substrate. The protective layer covers the driving circuit. The plurality of first pads are located on the protective layer and are electrically connected to the driving circuit. A plurality of electrical connection structures are respectively formed on the plurality of first pads. The light-emitting element substrate includes at least one insulating layer, at least one wire layer, a plurality of second pads and a plurality of light-emitting elements. The wire layer is located in the insulating layer. The plurality of second pads are located on the side of the insulating layer facing the electrical connection structure, and are connected to the electrical connection structure. The plurality of light emitting elements are disposed on the insulating layer and are electrically connected to the plurality of second pads through the wire layer.
圖1A至圖1F是依照本發明的一實施例的一種元件基板的製造方法的剖面示意圖。1A to 1F are schematic cross-sectional views of a method for manufacturing a device substrate according to an embodiment of the present invention.
請參考圖1A,提供驅動電路基板100。驅動電路基板100包括第一基板110、驅動電路120、保護層130以及多個第一接墊140。Referring to FIG. 1A , a
驅動電路120位於第一基板110上。保護層130覆蓋驅動電路120。多個第一接墊140位於保護層130上,且電性連接至驅動電路120。在本實施例中,驅動電路120包括至少一層導電層122以及至少一層絕緣層124。在一些實施例中,驅動電路120還包括其他主動元件與被動元件。The
形成第一連接材料層200於驅動電路基板100上。形成第一連接材料層200的方法包括將一整片第一連接材料層200貼於驅動電路基板100上或將第一連接材料層200塗佈於驅動電路基板100上。在一些實施例中,第一連接材料層200包括第一光阻材料,第一光阻材料例如為正光阻或負光阻。在一些實施例中,第一光阻材料包括樹脂、感光劑、溶劑以及導電材料。在一些實施例中,第一光阻材料包括導電高分子。The first
在一些實施例中,第一連接材料層200的黏度(Viscosity)為1~250 Pa s。In some embodiments, the viscosity (Viscosity) of the first
在一些實施例中,形成第一連接材料層200於驅動電路基板100上之後,執行軟烤製程以移除第一連接材料層200中的溶劑。軟烤製程的溫度例如為60度至220度。In some embodiments, after the first
請參考圖1B與圖1C,圖案化第一連接材料層200以形成多個電性連接結構210。Referring to FIG. 1B and FIG. 1C , the first
在本實施例中,圖案化第一連接材料層200的方法包括微影製程。藉由第一光罩O1於第一連接材料層200上定義出電性連接結構210的位置,接著執行顯影製程以移除部分第一連接材料層200。第一光罩O1具有透光區TR1以及不透光區NTR1。在本實施例中,第一連接材料層200包括第一光阻材料,且第一光阻材料為負光阻,電性連接結構210為固化的第一光阻材料,且位置對應了第一光罩O1的透光區TR1。In this embodiment, the method for patterning the first
各個第一接墊140分別重疊於電性連接結構210中對應的一個,且電性連接結構210彼此不相連。換句話說,即使單個連接結構210中的導電材料在水平方向互相連接而形成電路,相鄰的第一接墊140也不會因此而短路。在一些實施例中,不同於異方性導電材料,單個連接結構210在垂直方向以及水平方向皆可以導電。在一些實施例中,連接結構210不需要額外的進行熱壓製程就可以導電。在一些實施例中,連接結構210的片電阻<100 Ω/ □。Each of the
請參考圖1D與圖1E,形成第二連接材料層300於驅動電路基板100上。在一些實施例中,形成第二連接材料層300於驅動電路基板100上之後,執行軟烤製程以移除第二連接材料層300中的溶劑。軟烤製程的溫度例如為60度至220度。在一些實施例中,第二連接材料層300形成於驅動電路基板100以及電性連接結構210上。Referring to FIG. 1D and FIG. 1E , a second connection material layer 300 is formed on the
圖案化第二連接材料層300以形成輔助結構310。在本實施例中,圖案化第二連接材料層300的方法包括微影製程。藉由第二光罩O2於第二連接材料層300上定義出電性連接結構210的位置,接著執行顯影製程以移除部分第二連接材料層300。第二光罩O2具有透光區TR2與不透光區NTR2。在本實施例中,第二連接材料層300包括第二光阻材料,且第二光阻材料為負光阻。輔助結構310為固化的第二光阻材料,且位置對應了第二光罩O2的透光區TR2。雖然在本實施例中,第一光阻材料與第二光阻材料皆為負光阻,但本發明不以此為限。在其他實施例中,第一光阻材料與第二光阻材料皆為正光阻。在其他實施例中,第一光阻材料與第二光阻材料中的一者為正光阻,另一者為負光阻。The second connection material layer 300 is patterned to form the
在本實施例中,輔助結構310包括絕緣材料。輔助結構310包括多個開口OP,且電性連接結構210分別位於開口OP中。在一些實施例中,第一光罩O1與第二光罩O2有相反的圖形,換句話說,第一光罩O1的透光區TR1的位置對應於第二光罩O2的不透光區NTR2的位置,且第二光罩O2的透光區TR2的位置對應於第一光罩O1的不透光區NTR1的位置。In this embodiment, the
在本實施例中,電性連接結構210與輔助結構310皆用微影製程成型,但本發明不以此為限。在其他實施例中,電性連接結構210與輔助結構310透過雷射、電漿或其他物理/化學方式定義導通區的圖形及/或絕緣區的圖形。In this embodiment, both the
在一些實施例中,輔助結構310分離於電性連接結構210,換句話說,輔助結構310不會覆蓋於電性連接結構210的上表面。在一些實施例中,輔助結構310與電性連接結構210的高度大致相同。In some embodiments, the
請參考圖1F,設置發光元件基板400於電性連接結構210上。在本實施例中,連接層CL包括電性連接結構210以及輔助結構310。連接層CL位於驅動電路基板100上,且發光元件基板400藉由連接層CL而固定於驅動電路基板100上。在一些實施例中,電性連接結構210的附著力為100~2000 gf/inches,且輔助結構310的附著力為100~6000gf/inches。Referring to FIG. 1F , the light-emitting
發光元件基板400包括至少一絕緣層410、至少一導線層420、多個第二接墊430以及多個發光元件440。導線層420位於絕緣層410中。多個第二接墊430位於絕緣層410朝向連接層CL的一側。在本實施例中,第二接墊430位於絕緣層410朝向電性連接結構210的一側,且連接至電性連接結構210。The light-emitting
多個發光元件440設置於絕緣層410上,且透過導線層420而電性連接至多個第二接墊430。在本實施例中,發光元件440為有機發光二極體,且包括第一電極442、第二電極446以及位於第一電極442以及第二電極446之間的有機發光層444。在一些實施例中,第一電極442與第二電極446之間依序包括電洞注入層(HIL)、電洞傳導層(HTL)、有機發光層444、電洞阻擋層(HBL)、電子傳輸層(ETL)以及電子注入層(EIL)。在本實施例中,第二電極446為共用電極,且每個第二電極446重疊於多個有機發光層444。The plurality of
在本實施例中,發光元件基板400還包括軟性基板450。軟性基板450位於第二電極446上。In this embodiment, the light-emitting
在本實施例中,發光元件基板400與驅動電路基板100可以分開製造,接著再藉由連接層CL連接在一起。在本實施例中,發光元件基板400與驅動電路基板100可以在低溫(例如室溫(約25℃))的環境下接合在一起,能減少發光元件基板400與驅動電路基板100故障的機率。In this embodiment, the light-emitting
圖2是依照本發明的一實施例的一種連接層的上視示意圖。在此必須說明的是,圖2的實施例沿用圖1A至圖1F的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 2 is a schematic top view of a connection layer according to an embodiment of the present invention. It must be noted here that the embodiment of FIG. 2 uses the element numbers and part of the content of the embodiment of FIG. 1A to FIG. 1F , wherein the same or similar reference numbers are used to represent the same or similar elements, and the same technical content is omitted. illustrate. For the description of the omitted part, reference may be made to the foregoing embodiments, which will not be repeated here.
請參考圖2,在本實施例中,第一連接材料層例如是整片的形成於驅動電路基板100上,接著在圖案化成具有預期形狀的電性連接結構210。第二連接材料層例如是整片的形成於驅動電路基板100上,接著在圖案化成具有預期形狀的輔助結構300。Referring to FIG. 2 , in the present embodiment, the first connection material layer is formed on the
多個電性連接結構210分別位於輔助結構300的多個開口OP中。The plurality of
圖3A至圖3B是依照本發明的一實施例的一種元件基板的製造方法的剖面示意圖,其中圖3A延續圖1C的步驟。3A to 3B are schematic cross-sectional views of a method for manufacturing a device substrate according to an embodiment of the present invention, wherein FIG. 3A continues the steps of FIG. 1C .
請參考圖3A與圖3B,形成第二連接材料層300於驅動電路基板100上。在一些實施例中,形成第二連接材料層300於驅動電路基板100上之後,執行軟烤製程以移除第二連接材料層300中的溶劑。軟烤製程的溫度例如為60度至220度。在一些實施例中,第二連接材料層300形成於驅動電路基板100以及電性連接結構210上。Referring to FIG. 3A and FIG. 3B , a second connection material layer 300 is formed on the
圖案化第二連接材料層300以形成輔助結構310。在本實施例中,圖案化第二連接材料層300的方法包括微影製程。藉由第一光罩O1於第二連接材料層300上定義出電性連接結構210的位置,接著執行顯影製程以移除部分第二連接材料層300。在本實施例中,第二連接材料層300包括第二光阻材料,且第二光阻材料為正光阻。輔助結構310為固化的第二光阻材料,且對應了第一光罩O1的不透光區NTR1。在本實施例中,第一光阻材料為負光阻,且第二光阻材料為正光阻,第一光阻材料與第二光阻材料藉由相同的第一光罩O1而圖案化,藉此節省製造成本。在其他實施例中,第一光阻材料為正光阻,且第二光阻材料為負光阻。The second connection material layer 300 is patterned to form the
在本實施例中,藉由控制微影製程的曝光時間或顯影時間,使輔助結構310的開口OP的尺寸大於對應的電性連接結構210的尺寸。因此,輔助結構310與電性連接結構210彼此分離,且輔助結構310不會覆蓋於電性連接結構210的上表面。In this embodiment, the size of the opening OP of the
在本實施例中,發光元件基板400與驅動電路基板100可以在低溫(例如常溫)的環境下接合在一起,能減少發光元件基板400與驅動電路基板100故障的機率。In this embodiment, the light-emitting
圖4A至圖4G是依照本發明的一實施例的一種元件基板的製造方法的剖面示意圖。在此必須說明的是,圖2的實施例沿用圖1A至圖1F的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。4A to 4G are schematic cross-sectional views of a method for manufacturing a device substrate according to an embodiment of the present invention. It must be noted here that the embodiment of FIG. 2 uses the element numbers and part of the content of the embodiment of FIG. 1A to FIG. 1F , wherein the same or similar reference numbers are used to represent the same or similar elements, and the same technical content is omitted. illustrate. For the description of the omitted part, reference may be made to the foregoing embodiments, which will not be repeated here.
請參考圖4A,提供驅動電路基板100。驅動電路基板100包括第一基板110、驅動電路120、保護層130以及多個第一接墊140,其中圖4A省略繪示了驅動電路120中的具體結構。Referring to FIG. 4A , a driving
驅動電路120位於第一基板110上。保護層130覆蓋驅動電路120。多個第一接墊140位於保護層130上,且電性連接至驅動電路120。The driving
形成第一連接材料層200於驅動電路基板100上。形成第一連接材料層200的方法包括將一整片第一連接材料層200貼於驅動電路基板100上或將第一連接材料層200塗佈於驅動電路基板100上。第一連接材料層200包括第一光阻材料,第一光阻材料例如為正光阻或負光阻。在一些實施例中,第一光阻材料包括樹脂、感光劑、溶劑以及導電材料。The first
請參考圖4B與圖4C,圖案化第一連接材料層200以形成多個電性連接結構210。在本實施例中,圖案化第一連接材料層200以形成多個電性連接結構210以及多個輔助結構220。Referring to FIG. 4B and FIG. 4C , the first
在本實施例中,圖案化第一連接材料層200的方法包括微影製程。藉由第一光罩O1於第一連接材料層200上定義出電性連接結構210以及輔助結構220的位置,接著執行顯影製程以移除部分第一連接材料層200。第一光罩O1具有透光區TR1以及透光區NTR1。在本實施例中,第一連接材料層200包括第一光阻材料,且第一光阻材料為負光阻。電性連接結構210與輔助結構220包括相同材料。電性連接結構210與輔助結構220為固化的第一光阻材料,且位置對應了第一光罩O1的透光區TR1。在其他實施例中,第一光阻材料為正光阻,電性連接結構210與輔助結構220的位置對應了第一光罩O1的不透光區NTR1。In this embodiment, the method for patterning the first
各個第一接墊140分別重疊於電性連接結構210中對應的一個。輔助結構220形成於保護層130上,且為浮置電極。電性連接結構210彼此不相連,且電性連接結構210與輔助結構220彼此不相連。Each of the
請參考圖4D,提供中介基板TS。形成絕緣層410、導線層420以及第二接墊430於中介基板TS上。第二接墊430位於絕緣層410靠近中介基板TS的一側。在一些實施例中,絕緣層410、導線層420以及第二接墊430的數量可以依照實際需求而進行調整。Referring to FIG. 4D, an interposer substrate TS is provided. The insulating
請參考圖4E,形成多條測試走線TL於絕緣層410上。設置發光元件440於該至少一絕緣層上,且發光元件440電性連接至測試走線TL以及第二接墊430。在本實施例中,發光元件440包括微型發光二極體(Micro LED)或次毫米發光二極體(Mini LED)。藉由測試走線TL測試發光元件440。Referring to FIG. 4E , a plurality of test traces TL are formed on the insulating
請參考圖4F,選擇性地移除測試走線TL。移除中介基板TS以形成發光元件基板400。在本實施例中,發光元件基板400不包含測試走線TL,但本發明不以此為限。在其他實施例中,發光元件基板400包含測試走線TL。Referring to FIG. 4F , the test trace TL is selectively removed. The interposer substrate TS is removed to form the light emitting
請參考圖4G,設置發光元件基板400於電性連接結構210上。在本實施例中,連接層CL包括電性連接結構210以及輔助結構310。連接層CL位於驅動電路基板100上,且發光元件基板400藉由連接層CL而固定於驅動電路基板100上。在一些實施例中,電性連接結構210與輔助結構310的附著力為100~6000gf/inches。Referring to FIG. 4G , the light-emitting
在本實施例中,發光元件基板400與驅動電路基板100可以分開製造,接著再藉由連接層CL連接在一起。在本實施例中,發光元件基板400與驅動電路基板100可以在低溫(例如室溫)的環境下接合在一起,能減少發光元件基板400與驅動電路基板100故障的機率。In this embodiment, the light-emitting
圖5是依照本發明的一實施例的一種連接層的上視示意圖。在此必須說明的是,圖5的實施例沿用圖4A至圖4G的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 5 is a schematic top view of a connection layer according to an embodiment of the present invention. It must be noted here that the embodiment of FIG. 5 uses the element numbers and part of the content of the embodiment of FIG. 4A to FIG. 4G , wherein the same or similar numbers are used to represent the same or similar elements, and the same technical content is omitted. illustrate. For the description of the omitted part, reference may be made to the foregoing embodiments, which will not be repeated here.
請參考圖5,在本實施例中,第一連接材料層例如是整片的形成於驅動電路基板100上,接著在圖案化成具有預期形狀的電性連接結構210以及輔助結構220。電性連接結構210以及輔助結構220彼此分離。Referring to FIG. 5 , in this embodiment, the first connection material layer is formed on the
圖6是依照本發明的一實施例的一種元件基板的剖面示意圖。在此必須說明的是,圖5的實施例沿用圖4A至圖4G的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。6 is a schematic cross-sectional view of a device substrate according to an embodiment of the present invention. It must be noted here that the embodiment of FIG. 5 uses the element numbers and part of the content of the embodiment of FIG. 4A to FIG. 4G , wherein the same or similar numbers are used to represent the same or similar elements, and the same technical content is omitted. illustrate. For the description of the omitted part, reference may be made to the foregoing embodiments, which will not be repeated here.
請參考圖6,在本實施例中,第一連接材料層包括溶劑、樹脂以及鹵化銀。溶劑包括氰化物、硫氰化物、硫代硫酸鹽、硫脲、胺類、銨鹽、亞硫酸鹽、硫醚、冠醚或其他材料或上述材料之組合。在一些實施例中,樹脂具有黏性,且包括天然樹脂、環氧樹脂、離子交換樹脂或其他材料或上述材料之組合。鹵化銀包括AgBr、AgCl、AgI、AgF 2、AgF、Ag 2F或其他材料。 Referring to FIG. 6 , in this embodiment, the first connecting material layer includes solvent, resin and silver halide. Solvents include cyanides, thiocyanates, thiosulfates, thioureas, amines, ammonium salts, sulfites, thioethers, crown ethers, or other materials or combinations thereof. In some embodiments, the resin is viscous and includes natural resins, epoxy resins, ion exchange resins, or other materials or combinations thereof. Silver halides include AgBr, AgCl, AgI, AgF2 , AgF, Ag2F or other materials.
在本實施例中,在圖案化第一連接材料層後執行加熱製程,使鹵化銀還原為銀。加熱鹵化銀的方法例如為烘烤加熱,且烘烤的溫度例如為60℃至220℃。鹵化銀在加熱之後形成銀結晶,並大幅降低電阻值,以形成電性連接結構210a以及輔助結構220a。In this embodiment, after patterning the first connection material layer, a heating process is performed to reduce the silver halide to silver. The method of heating the silver halide is, for example, baking heating, and the baking temperature is, for example, 60°C to 220°C. After the silver halide is heated, silver crystals are formed, and the resistance value is greatly reduced, so as to form the
在本實施例中,發光元件基板400與驅動電路基板100可以分開製造,接著再藉由連接層CL連接在一起。在本實施例中,發光元件基板400與驅動電路基板100可以在低溫(例如室溫)的環境下接合在一起,能減少發光元件基板400與驅動電路基板100故障的機率。In this embodiment, the light-emitting
圖7A與圖7B是依照本發明的一實施例的一種元件基板的製造方法的剖面示意圖。在此必須說明的是,圖7A與圖7B的實施例沿用圖6的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。7A and 7B are schematic cross-sectional views of a method for manufacturing a device substrate according to an embodiment of the present invention. It must be noted here that the embodiments of FIG. 7A and FIG. 7B use the element numbers and part of the content of the embodiment of FIG. 6 , wherein the same or similar numbers are used to represent the same or similar elements, and the same technical content is omitted. illustrate. For the description of the omitted part, reference may be made to the foregoing embodiments, which will not be repeated here.
請參考圖7A,在本實施例中,第一連接材料層包括溶劑、樹脂以及鹵化銀。圖案化第一連接材料層以形成電性連接結構210a。在本實施例中,藉由雷射製程LS以於第一連接材料層中形成具有預期圖案的電性連接結構210a。第一連接材料層被雷射加熱的部分的鹵化銀被還原成銀並轉變為可以導電的電性連接結構210a,未被雷射加熱的則為絕緣的輔助結構220b。在本實施例中,電性連接結構210a與輔助結構220b彼此相連。Referring to FIG. 7A , in this embodiment, the first connecting material layer includes solvent, resin and silver halide. The first connection material layer is patterned to form the
請參考圖7B,設置發光元件基板400於電性連接結構210a以及輔助結構220b上,且發光元件基板400藉由電性連接結構210a以及輔助結構220b而固定於驅動電路基板100上。7B , the light emitting
在本實施例中,發光元件基板400與驅動電路基板100可以分開製造,接著再藉由連接層CL連接在一起。在本實施例中,發光元件基板400與驅動電路基板100可以在低溫(例如室溫)的環境下接合在一起,能減少發光元件基板400與驅動電路基板100故障的機率。In this embodiment, the light-emitting
圖8是依照本發明的一實施例的一種驅動電路基板的剖面示意圖。8 is a schematic cross-sectional view of a driving circuit substrate according to an embodiment of the present invention.
請參考圖8,在本實施例中,驅動電路基板120是由多層電路結構120a堆疊而成,電路結構120a例如是用類似於前述實施例的連接層(圖8省略繪出)相連在一起或是用其他方式相連在一起。在本實施例中,每個電路結構120a包含導電層122以及絕緣層124,一些電路結構還包含主動元件T。主動元件T包含源極汲極SD、閘極G、通道層CH以及閘極絕緣層GI。閘極G重疊於通道層CH,且閘極G與通道層CH之間隔有閘極絕緣層GI。源極汲極SD電性連接至通道層CH。在一些實施例中,主動元件T電性連接至發光元件基板中的發光元件。Referring to FIG. 8 , in this embodiment, the driving
在本實施例中,驅動電路基板120是由多層電路結構120a堆疊而成,藉此能減小驅動電路基板120的面積。In this embodiment, the driving
圖9是依照本發明的一實施例的一種第一連接材料層的剖面示意圖。9 is a schematic cross-sectional view of a first connecting material layer according to an embodiment of the present invention.
請參考圖9,在本實施例中,第一連接材料層200的上下兩側具有離形膜PF。形成第一連接材料層200於驅動電路基板上的方法包括先將其中一層離形膜PF剝除,接著將第一連接材料層200貼於驅動電路基板上,最後再剝除另一層離形膜PF。Referring to FIG. 9 , in this embodiment, the upper and lower sides of the first connecting
在本實施例中,被兩層離形膜PF夾住之第一連接材料層200包括樹脂與導電材。將第一連接材料層200貼於驅動電路基板上時會另外添加溶劑於第一連接材料層200中以調整第一連接材料層200的黏度。In this embodiment, the first connecting
在本實施例中,將第一連接材料層200貼於驅動電路基板之後,藉由後製程降低預定區塊的導電性,使預定區塊達到絕緣效果,藉此定義出電性連接結構與輔助結構。在一些實施例中,前述後製程例如為電漿處理製程、雷射剝離製程或其他類似的製程。In this embodiment, after the first
綜上所述,發光元件基板與驅動電路基板可以在低溫的環境下接合在一起,能減少發光元件基板與驅動電路基板故障的機率。In conclusion, the light-emitting element substrate and the driving circuit substrate can be joined together in a low temperature environment, which can reduce the probability of failure of the light-emitting element substrate and the driving circuit substrate.
100:驅動電路基板
110:第一基板
120:驅動電路
120a:電路結構
122:導電層
124:絕緣層
130:保護層
140:第一接墊
200:第一連接材料層
210、210a:電性連接結構
220、220a、220b、310:輔助結構
300:第二連接材料層
400:發光元件基板
410:絕緣層
420:導線層
430:第二接墊
440:發光元件
442:第一電極
444:有機發光層
446:第二電極
450:軟性基板
CH:通道層
CL:連接層
G:閘極
GI:閘極絕緣層
LS:雷射製程
NTR1、NTR2:不透光區
O1:第一光罩
O2:第二光罩
PF:離形膜
SD:源極汲極
T:主動元件
TR1、TR2:透光區
100: Drive circuit substrate
110: The first substrate
120: Drive
圖1A至圖1F是依照本發明的一實施例的一種元件基板的製造方法剖面示意圖。 圖2是依照本發明的一實施例的一種連接層的上視示意圖。 圖3A至圖3B是依照本發明的一實施例的一種元件基板的製造方法的剖面示意圖。 圖4A至圖4G是依照本發明的一實施例的一種元件基板的製造方法的剖面示意圖。 圖5是依照本發明的一實施例的一種連接層的上視示意圖。 圖6是依照本發明的一實施例的一種元件基板的剖面示意圖。 圖7A與圖7B是依照本發明的一實施例的一種元件基板的製造方法的剖面示意圖。 圖8是依照本發明的一實施例的一種驅動電路基板的剖面示意圖。 圖9是依照本發明的一實施例的一種第一連接材料層的剖面示意圖。 1A to 1F are schematic cross-sectional views of a method for manufacturing a device substrate according to an embodiment of the present invention. FIG. 2 is a schematic top view of a connection layer according to an embodiment of the present invention. 3A to 3B are schematic cross-sectional views of a method for manufacturing a device substrate according to an embodiment of the present invention. 4A to 4G are schematic cross-sectional views of a method for manufacturing a device substrate according to an embodiment of the present invention. FIG. 5 is a schematic top view of a connection layer according to an embodiment of the present invention. 6 is a schematic cross-sectional view of a device substrate according to an embodiment of the present invention. 7A and 7B are schematic cross-sectional views of a method for manufacturing a device substrate according to an embodiment of the present invention. 8 is a schematic cross-sectional view of a driving circuit substrate according to an embodiment of the present invention. 9 is a schematic cross-sectional view of a first connecting material layer according to an embodiment of the present invention.
100:驅動電路基板 100: Drive circuit substrate
110:第一基板 110: The first substrate
120:驅動電路 120: Drive circuit
122:導電層 122: Conductive layer
124:絕緣層 124: Insulation layer
130:保護層 130: Protective layer
140:第一接墊 140: first pad
210:電性連接結構 210: Electrical connection structure
310:輔助結構 310: Auxiliary Structure
400:發光元件基板 400: Light-emitting element substrate
410:絕緣層 410: Insulation layer
420:導線層 420: wire layer
430:第二接墊 430:Second pad
440:發光元件 440: Light-emitting element
442:第一電極 442: First Electrode
444:有機發光層 444: Organic Light Emitting Layer
446:第二電極 446: Second Electrode
450:軟性基板 450: flexible substrate
CL:連接層 CL: connection layer
Claims (6)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109128161A TWI755034B (en) | 2020-08-19 | 2020-08-19 | Device substrate and manufacturing method thereof |
CN202110045553.9A CN112909050B (en) | 2020-08-19 | 2021-01-13 | Element substrate and method for manufacturing same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109128161A TWI755034B (en) | 2020-08-19 | 2020-08-19 | Device substrate and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI755034B true TWI755034B (en) | 2022-02-11 |
TW202209650A TW202209650A (en) | 2022-03-01 |
Family
ID=76112961
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109128161A TWI755034B (en) | 2020-08-19 | 2020-08-19 | Device substrate and manufacturing method thereof |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN112909050B (en) |
TW (1) | TWI755034B (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001069675A1 (en) * | 2000-03-14 | 2001-09-20 | Amerasia International Technology, Inc. | Method for making a flexible circuit interposer having high-aspect ratio conductors |
US20170069593A1 (en) * | 2013-03-15 | 2017-03-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Air Trench in Packages Incorporating Hybrid Bonding |
US20200152598A1 (en) * | 2015-07-10 | 2020-05-14 | Invensas Corporation | Structures And Methods For Low Temperature Bonding Using Nanoparticles |
WO2020162390A1 (en) * | 2019-02-04 | 2020-08-13 | Sony Semiconductor Solutions Corporation | Electronic device |
US10748868B2 (en) * | 2010-05-06 | 2020-08-18 | Immunolight, Llc | Adhesive bonding composition and electronic components prepared from the same |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102413716B1 (en) * | 2017-09-25 | 2022-06-28 | 삼성디스플레이 주식회사 | Display panel |
CN109065590B (en) * | 2018-08-09 | 2020-12-04 | 京东方科技集团股份有限公司 | Organic light-emitting display substrate, manufacturing method thereof and organic light-emitting display device |
-
2020
- 2020-08-19 TW TW109128161A patent/TWI755034B/en active
-
2021
- 2021-01-13 CN CN202110045553.9A patent/CN112909050B/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001069675A1 (en) * | 2000-03-14 | 2001-09-20 | Amerasia International Technology, Inc. | Method for making a flexible circuit interposer having high-aspect ratio conductors |
US10748868B2 (en) * | 2010-05-06 | 2020-08-18 | Immunolight, Llc | Adhesive bonding composition and electronic components prepared from the same |
US20170069593A1 (en) * | 2013-03-15 | 2017-03-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Air Trench in Packages Incorporating Hybrid Bonding |
US20200152598A1 (en) * | 2015-07-10 | 2020-05-14 | Invensas Corporation | Structures And Methods For Low Temperature Bonding Using Nanoparticles |
WO2020162390A1 (en) * | 2019-02-04 | 2020-08-13 | Sony Semiconductor Solutions Corporation | Electronic device |
Also Published As
Publication number | Publication date |
---|---|
TW202209650A (en) | 2022-03-01 |
CN112909050B (en) | 2023-06-02 |
CN112909050A (en) | 2021-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200194363A1 (en) | Array substrate and manufacturing method therefor, display device and manufacturing method therefor | |
JP4592751B2 (en) | Method for manufacturing printed wiring board | |
JP4024773B2 (en) | WIRING BOARD, SEMICONDUCTOR DEVICE, ITS MANUFACTURING METHOD, AND SEMICONDUCTOR MODULE DEVICE | |
WO2020024829A1 (en) | Circuit board assembly, photosensitive assembly, camera module and manufacturing method for photosensitive assembly | |
WO2016183899A1 (en) | Frameless display device and manufacture method therefor | |
TWI635470B (en) | Light emitting module and display device | |
CN107037915B (en) | Display device and method of manufacturing the same | |
JP2017531919A5 (en) | ||
TWI429339B (en) | Substrate of circuit board, circuit board and method of fabricating thereof | |
TW202008558A (en) | Die transfer method and die transfer system thereof | |
TWI703685B (en) | Light-emitting diode package and manufacturing method thereof | |
TWI736695B (en) | Electronic device and manufacturing method thereof | |
JP2007150275A5 (en) | ||
TW202034029A (en) | Display device and manufacturing method thereof | |
WO2021259085A1 (en) | Substrate, backlight module, and display apparatus | |
TW202002107A (en) | Electronic device and manufacturing method of the same | |
JP5296636B2 (en) | Manufacturing method of semiconductor package | |
US7932600B2 (en) | Electrical connecting structure and bonding structure | |
TWI606565B (en) | Package structure and manufacturing method thereof | |
TWI755034B (en) | Device substrate and manufacturing method thereof | |
TWI777887B (en) | Device substrate and manufacturing method thereof | |
CN111261532A (en) | Low RDSON three-dimensional stacking integrated packaging structure and preparation method thereof | |
JP2009146940A (en) | Laminated wiring board and manufacturing method therefor | |
TWI621223B (en) | Electronic package and the manufacture thereof | |
TW202245212A (en) | Electronic device |