TWI696300B - 半導體裝置及其製造方法 - Google Patents

半導體裝置及其製造方法 Download PDF

Info

Publication number
TWI696300B
TWI696300B TW105107908A TW105107908A TWI696300B TW I696300 B TWI696300 B TW I696300B TW 105107908 A TW105107908 A TW 105107908A TW 105107908 A TW105107908 A TW 105107908A TW I696300 B TWI696300 B TW I696300B
Authority
TW
Taiwan
Prior art keywords
bonding pad
conductive material
light
bonding
conductive
Prior art date
Application number
TW105107908A
Other languages
English (en)
Other versions
TW201733165A (zh
Inventor
廖世安
陳効義
許明祺
劉俊宏
謝明勳
Original Assignee
晶元光電股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 晶元光電股份有限公司 filed Critical 晶元光電股份有限公司
Priority to TW105107908A priority Critical patent/TWI696300B/zh
Priority to US15/459,310 priority patent/US10170440B2/en
Publication of TW201733165A publication Critical patent/TW201733165A/zh
Priority to US16/196,315 priority patent/US10622325B2/en
Priority to US16/836,441 priority patent/US10910335B2/en
Application granted granted Critical
Publication of TWI696300B publication Critical patent/TWI696300B/zh
Priority to US17/163,746 priority patent/US11450639B2/en
Priority to US17/947,536 priority patent/US20230017939A1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298—Fillers
    • H01L2224/13299—Base material
    • H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13301—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13309—Indium [In] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298—Fillers
    • H01L2224/13299—Base material
    • H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13301—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13311—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298—Fillers
    • H01L2224/13299—Base material
    • H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13301—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13313—Bismuth [Bi] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298—Fillers
    • H01L2224/13299—Base material
    • H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298—Fillers
    • H01L2224/13499—Shape or distribution of the fillers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605—Shape
    • H01L2224/16057—Shape in side view
    • H01L2224/16058—Shape in side view being non uniform along the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16104—Disposition relative to the bonding area, e.g. bond pad
    • H01L2224/16105—Disposition relative to the bonding area, e.g. bond pad the bump connector connecting bonding areas being not aligned with respect to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/165—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29301—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29309—Indium [In] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29301—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29311—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29301—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29313—Bismuth [Bi] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29317—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/29324—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29344—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29347—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29355—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/2939—Base material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29399—Coating material
    • H01L2224/294—Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29499—Shape or distribution of the fillers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8312—Aligning
    • H01L2224/83121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832—Applying energy for connecting
    • H01L2224/83201—Compression bonding
    • H01L2224/83203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862—Heat curing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/8388—Hardening the adhesive by cooling, e.g. for thermoplastics or hot-melt adhesives
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83886—Involving a self-assembly process, e.g. self-agglomeration of a material dispersed in a fluid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/1033—Gallium nitride [GaN]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10331—Gallium phosphide [GaP]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H01L2924/15155—Shape the die mounting substrate comprising a recess for hosting the device the shape of the recess being other than a cuboid
    • H01L2924/15156—Side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26—Materials of the light emitting region
    • H01L33/30—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/64—Heat extraction or cooling elements
    • H01L33/647—Heat extraction or cooling elements the elements conducting electric current to or from the semiconductor body

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)

Abstract

本發明關於一種半導體裝置，包含一半導體晶粒，包含一疊層結構，一第一接合墊及一第二接合墊凸設於該疊層結構之一表面，且該第一接合墊及該第二接合墊的最短距離小於150 mm，一載板，具有一表面，一第三接合墊及一第四接合墊，設於該載板之該表面上，及一導電接合層，該導電接合層包含一電流導通區，該電流導通區設於該第一接合墊與該第三接合墊之間、以及該第二接合墊與該第四接合墊之間。

Description

半導體裝置及其製造方法
本發明關於一種半導體裝置，特別關於半導體裝置的接合結構及其製造方法。
半導體裝置包含由Ⅲ-V族元素組成的化合物半導體，例如磷化鎵(GaP)、砷化鎵(GaAs)、氮化鎵(GaN)，半導體裝置可以為發光二極體(LED)、功率裝置或太陽能電池。其中，LED的結構包含一p型半導體層、一n型半導體層與一活性層，活性層設於p型半導體層與n型半導體層之間，使得在一外加電場作用下，n型半導體層及p型半導體層所分別提供的電子及電洞在該活性層複合，以將電能轉換成光能。
為了提高LED的電性效能與散熱效率，以晶片直接接合載板之倒裝式LED應運而生，然而，隨著電子產品薄型化，習用手法製備倒裝式LED的良率隨之下降，倒裝式LED的可靠度也受到影響。
本發明關於一種半導體裝置，包含一半導體晶粒，包含一疊層結構，一第一接合墊及一第二接合墊設於該疊層結構之一表面，且該第一接合墊及該第二接合墊的最短距離小於150μm，一載板，具有一表面，一第三接合墊及一第四接合墊，設於該載板之該表面上，及一導電接合層，該導電接合層包 含一電流導通區，該電流導通區設於該第一接合墊與該第三接合墊之間、以及該第二接合墊與該第四接合墊之間。
本發明關於一種半導體裝置的製造方法，包含備有一半導體晶粒，包含一疊層結構，一第一接合墊及一第二接合墊設於該疊層結構一表面，且該第一接合墊及該第二接合墊的最短距離小於150μm，備有一載板，具有一表面，一第三接合墊及一第四接合墊設於該載板之該表面，將一導電膠塗佈於該半導體晶粒之該表面，或者塗佈於該載板之該表面，其中該導電膠覆蓋於該第一接合墊及該第二接合墊，或者該導電膠覆蓋於該第三接合墊或該第四接合墊，將該半導體晶粒之該第一接合墊及該第二接合墊分別對位於該載板之該第三接合墊及該第四接合墊，及固化該導電膠，以於該第一接合墊與該第三接合墊之間、以及該第二接合墊與該第四接合墊之間形成一電流導通區，其中該導電膠包含一導電材料及一不導電材料。
100:半導體裝置
200、300:發光模組
1:半導體晶粒、第一發光晶粒
11:疊層結構
111:表面
112:第一接合墊
112a:第一接合面
112b:側表面
112E:第一金屬延伸部
112T:第一端
113:第二接合墊
113E:第二金屬延伸部
113T:第二端
114:第一側表面
115:第二側表面
116、116’:主要出光面
121:基板
122:半導體疊層
122a:第一半導體層
122b:第二半導體層
122c:活性層
13:第一通道
14:第二通道
15:反射層
16:絕緣層
2:載板
21:表面
22:第三接合墊
22a:第二接合面
23:第四接合墊
24:反射壁
25:凹口
26:反射牆
3:導電接合層
31:電流導通區
311:第一導通部分
312:第二導通部分
32:電流隔絕區
321:第一絕緣部分
322:第二絕緣部分
323:第三絕緣部分
4:第二發光晶粒
41:第二波長轉換層
5:第三發光晶粒
51:第三波長轉換層
52:第一電極
53:第二電極
54:金屬線
6:透明膠體
301:導光板
302:擴散板
301a:出光表面
303:反射層
304:支撐板
d:最短距離
C1、C2、C3:導電材料
I1、I2、I3:不導電材料
a1:第一法線方向
a2:第二法線方向
θ1:第一角度
H:最大高度
W:最大寬度
P1、P2:接合墊
B:擋光牆
D:凹口面積
第1圖為本發明一實施例之半導體裝置的剖視圖。
第2圖為本發明第一實施例之半導體裝置的剖視圖。
第3圖為本發明第二實施例之半導體裝置的剖視圖。
第4圖為本發明第三實施例之半導體裝置的剖視圖。
第5圖為本發明第四實施例之半導體裝置的立體圖。
第6圖為本發明第四實施例之半導體裝置沿第5圖a-a’剖面的剖視圖。
第7圖為本發明之半導體裝置的製造方法流程圖。
第8圖為本發明第五實施例之半導體裝置的剖視圖。
第9圖為本發明第六實施例之半導體裝置的剖視圖。
第10圖為本發明第一實施例之發光模組的上視圖。
第11圖為本發明第二實施例之發光模組的剖視圖。
第12圖為本發明第二實施例發光模組的立體圖。
第13圖為本發明一實施例之半導體晶粒的剖視圖。
第14圖為本發明另一實施例之半導體晶粒的剖視圖。
為讓本發明的上述特徵和優點能更明顯易懂，特舉實施例，並配合所附圖式作詳細說明如下。在圖式或說明中，相似或相同之結構係使用相同之標號。需特別注意的是，圖中未繪示之元件，應為本領域具有通常知識者所熟知。
請參照第1圖所示，為本發明一實施例之半導體裝置100的剖視圖，半導體裝置100包含一半導體晶粒(die)1及一載板2，半導體晶粒1及載板2之間設有一導電接合層3，以透過導電接合層3使半導體晶粒1電性連接於載板2。半導體晶粒1包含一第一接合墊112及一第二接合墊113，載板2包含一第三接合墊22及一第四接合墊23，且導電接合層3具有一電流導通區31及一電流隔絕區32，電流導通區31係設於第一接合墊112與第三接合墊22之間、以及第二接合墊113與第四接合墊23之間。
詳言之，半導體晶粒1係於製造過程中對半導體晶片(wafer)進行切割後形成，為了符合薄型化電子產品的應用需求，本發明之一實施例之半導體晶粒1的面積例如控制在150mil2以下，以及第一接合墊112及第二接合墊113之間具有小於150μm之最短距離d，例如最短距離d為15~100μm。另外，半導 體晶粒1可以為一發光晶粒、一功率元件或一太陽能電池。半導體晶粒1具有一疊層結構11，疊層結構11具有一表面111，第一接合墊112及第二接合墊113係設於表面111。第一接合墊112係具有一第一接合面112a，第一接合面112a大致與半導體晶粒1的表面111平行，第一接合面112a具有垂直於第一接合面112a之一第一法線方向a1，一般而言，第一接合面112a為相較於第一接合墊112之其他表面具有較大面積的表面，且第一接合墊112及第二接合墊113的外表面材料可以選擇為金、銀、銅、錫、鎳或上述金屬之合金。在一實施例中，半導體晶粒1為發光晶粒且其操作電流小於10mA。本發明所述之半導體晶粒1係包括無封裝材之裸晶粒、具有共形之螢光粉層於裸晶粒表面之晶粒或以晶粒級封裝(chip-scale-package；CSP)技術形成之含封裝材之晶粒。
請再參照第1圖所示，載板2係具有一表面21，第三接合墊22及第四接合墊23係凸設於載板2之表面21，第三接合墊22係具有一第二接合面22a，第二接合面22a大致與載板2的表面21平行，第二接合面22a具有垂直於第二接合面22a之一第二法線方向a2，且一般而言，第二接合面22a為相較第三接合墊22之其他表面中具有較大面積的表面，第三接合墊22及第四接合墊23的外表面材料可以選擇為金、銀、銅、錫、鎳或上述金屬之合金。第三接合墊22及第四接合墊23係分別大致對位於第一接合墊112及第二接合墊113，在一實施例中，當載板2與半導體晶粒1透過導電接合層3結合後，第一接合墊112之第一法線方向a1係大致平行於第三接合墊22之第二法線方向a2，使第一接合墊112及第二接合墊113分別面對於第三接合墊22及第四接合墊23的方向，並透過導電接合層3結合半導體晶粒1及載板2，使電流流通於半導體晶粒1及載板2。詳言之，第一法線方向a1及第二法線方向a2之間係設有一角度，所述之角度為160~200度，較佳 為180度。另一實施例中，當載板2與半導體晶粒1透過導電接合層3結合後，疊層結構11之表面111與載板2之表面21的距離較佳地小於60μm，使形成之半導體裝置100之高度可有效減少，以應用於小尺寸或薄型裝置上。載板2係用以電連接至外部電源供應器，例如載板2可以為一封裝載板或印刷電路板(PCB)，電流透過載板2之第三接合墊22及第四接合墊23流通至導電接合層3，並藉由第一接合墊112及第二接合墊113傳遞至半導體晶粒1，以驅動半導體晶粒1。
請參照第2圖所示，此為本發明半導體裝置100的第一實施例之剖視圖，其中，導電接合層3之電流導通區31係設於第一接合墊112及第三接合墊22之間，以及第二接合墊113及第四接合墊23之間，而電流隔絕區32係設於導電接合層3中之電流導通區31以外的區域，例如本實施例之電流隔絕區32係位於未設有第一接合墊112及第二接合墊113的疊層結構11的表面111，與未設有第三接合墊22及第四接合墊23的載板2的表面21之間；換言之，電流隔絕區32係由第一接合墊112、第二接合墊113、第三接合墊22、第四接合墊23、半導體晶粒1之表面111、載板2之表面21及電流導通區31所共同界定，電流隔絕區32例如環繞於並包覆電流導通區31。在第一實施例中，半導體裝置100中，半導體晶粒1之表面111與載板2之表面21係大致平行，其結構已如上述，且為了應用於薄型化半導體裝置的範疇中，電流導通區31的厚度例如小於40μm，亦即第一接合墊112與第三接合墊22的距離例如小於40μm或者第二接合墊113與第四接合墊23的距離例如小於40μm，以縮減半導體裝置100的整體厚度。導電接合層3係包含一導電材料C1及一不導電材料I1，電流導通區31與電流隔絕區32含有不同含量的導電材料C1，詳言之，電流導通區31中之導電材料C1的含量大於電流隔絕區32之導電材料C1的含量。舉例而言，在第2圖所示之第一實施例中，電流導通區31之 導電材料C1的含量為7%~75%，且較佳為15%~30%，電流隔絕區32中之導電材料C1的含量為2%~50%，且較佳為3%~10%。在此需要說明的是，本申請所指之「導電材料C1的含量」係透過半導體裝置100的剖視顯微影像，以定義導電材料C1在特定區域的含量。詳而言之，於半導體裝置100之一剖面，計算導電材料C1在代表區域的面積總和再除以代表區域之總面積所得的百分比，即為導電材料C1在特定區域的〝含量〞。此定義亦適用於下列所述之「導電材料的含量」。
請續參照第2圖所示，本發明第一實施例之導電物質C1係呈圓球狀或粒狀。電流導通區31之導電材料C1的含量為7%~75%，使第一接合墊112與第三接合墊22透過導電材料C1電性連接、以及第二接合墊113與第四接合墊23透過導電材料C1互相電性連接，以將載板2的電流傳遞至半導體晶粒1。再者，雖然電流隔絕區32具有少量的導電材料C1，但於電流隔絕區32之導電材料C1的含量並不足以使半導體晶粒1及載板2透過電流隔絕區32導通電流，例如導電材料C2於電流隔絕區32的含量為2%~50%，較佳為3%~10%；詳言之，第一接合墊112與第二接合墊113之間、第三接合墊22與第四接合墊23之間、第一接合墊112與第四接合墊23之間、以及第二接合墊113與第三接合墊22之間無法藉由有限的導電材料C1而互相導通，因而能夠使半導體晶粒1及載板2在電流隔絕區32中互相電性隔絕，並可有效防止電流在第一接合墊112及第二接合墊113之間導通、或在第三接合墊22及第四接合墊23之間導通而產生短路。
進一步地，第一實施例之導電材料C1係具有一熔點高於300℃之金屬或金屬合金，舉例可以為金、銅、鋁、鎳、銀或金、銅、鋁、鎳、銀之任兩種以上組成的合金；不導電材料I1可以為具熱固性或熱塑性之高分子材料，舉例可以選自由環氧樹脂(epoxy)、矽氧樹脂(silicone)、聚甲基丙烯酸甲酯(PMMA) 及環硫化物(episulfide)所組成之群組等。本實施例的不導電材料I1為熱固性材料且具有一固化溫度，而導電材料C1的熔點係高於不導電材質I1的固化溫度。此外，本實施例之導電材料C1為粒狀且具有一粒徑尺寸(即直徑)，例如：介於5~50μm。第一接合墊112及第二接合墊113之最短距離d較佳係大於或等於兩倍所述的粒徑尺寸，以避免導電材料C1的尺寸過大，在製程加熱及/或加壓的過程中，導電材料C1本身接觸第一接合墊112及第二接合墊113，使電流在第一接合墊112及第二接合墊113之間導通而導致短路。如上述，為符合電子產品薄型化之應用需求，最短距離d不超過150μm。導電材料C1例如為一核殼(core-shell)結構，在一實施例中，導電材料C1包含一導電核及包覆於導電核外的一絕緣層，其中絕緣層的材質可以與不導電材料I1相同或不同，在此係不多做限制；在另一實施例中，導電材料C1包含一絕緣核及一導電層包覆於絕緣核外。
請參照第3圖所示，此為本發明第二實施例之半導體裝置100之剖視圖，本實施例之導電接合層3係包含一導電材料C2及一不導電材料I2，電流導通區31與電流隔絕區32含有不同含量的導電材料C2，電流導通區31之導電材料C2的含量大於75%或較佳地不含有不導電材料I2，電流隔絕區32之導電材料C2的含量低於40%，且電流隔絕區32具有微量的導電材料C2，導電材料C2在電流隔絕區32的含量不為0，例如導電材料C2於電流隔絕區32的含量為0.1%~40%，較佳地為2%~10%；不導電材料I2於電流隔絕區32的含量為大於60%，較佳為60%~99.9%，更佳為90%~98%。在一實施例中，電流隔絕區32具有10%~40%的導電材料C2及60%~90%之不導電材料I2，較佳地，電流隔絕區32具有20%~30%的導電材料C2及70%~80%之不導電材料I2。在此需要說明的是，本實施例之半導體裝置100之各構件及其連接關係與上述第2圖之第一實施例相似， 然而本實施例之電流隔絕區32的導電材料C2含量較前述第一實施例之電流隔絕區32的導電材料C1含量來得低，使導電接合層3中的電流導通路徑更不易經過電流隔絕區32，由第3圖所示之導電材料C2於電流隔絕區32的分布較第2圖之導電材料C1於電流隔絕區32的分布更為疏散，因此使得第一接合墊112與第二接合墊113、第三接合墊22與第四接合墊23、第一接合墊112與第四接合墊23及第二接合墊113與第三接合墊22無法透過少量的導電材料C2互相接觸，因此第二實施例中的電流隔絕區32的絕緣效果更佳。
更詳言之，第二實施例中的導電材料C2係具有一熔點低於300℃的金屬或金屬合金，舉例可以為鉍、錫、銦或由鉍、錫、銀、銦之任兩種或兩種以上組成的合金，例如錫鉍銀合金，當導電材料C2為金屬合金時，導電材料C2的熔點意指金屬合金之共熔溫度；不導電材料I2為具熱固性之高分子材料，舉例可以為選自由環氧樹脂(epoxy)、矽氧樹脂(silicone)、聚甲基丙烯酸甲酯(PMMA)及環硫化物(episulfide)所組成之群組等。不導電材料I2具有一固化溫度，且本實施例的導電材料C2的熔點係低於不導電材質I2的固化溫度。在製備本發明之半導體裝置100時，係需經過加熱步驟，詳細的製備方法容後再說明，而在未對導電接合層3加熱前，導電材料C2於導電接合層3中係呈現粒狀且具有一粒徑尺寸，例如：介於5~50μm，第一接合墊112及第二接合墊113之最短距離d較佳係大於或等於兩倍粒徑尺寸且不超過150μm，原因已如上述。在一實施例中，導電材料C2係具有一第一金屬及一第二金屬，詳言之，第3圖之導電材料C2中之單一粒子的成分係包含第一金屬及第二金屬，且第一金屬的熔點低於第二金屬的熔點，所述之單一粒子之導電材料C2的成分中，第一金屬的含量小於第二金屬。舉例而言，所述之單一粒子之導電材料C2係包含重量百分比為42% 的第一金屬以及重量百分比為58%的第二金屬，其中，第一金屬例如為錫(熔點約為231℃)，第二金屬例如為鉍(熔點約為271℃)，導電材料C2之熔點係為二者之共熔溫度約為139℃；在另一實施例中，導電材料C2為錫銀銅之合金，且具有共熔溫度為217℃；在另一實施例中，導電材料C2為一核殼(core-shell)結構，包含一絕緣核及依序包覆於絕緣核外的一金屬層。上述之絕緣核的材質可以與不導電材料I2相同或不同，在此係不多做限制。
值得注意的是，於第3圖之第二實施例的半導體裝置100中，電流導通區31的導電材料C2係呈現塊狀，電流隔絕區32的導電材料C2係呈現粒狀；然而，第2圖所示之第一實施例的半導體裝置100中，電流導通區31及電流隔絕區32中的導電材料C1皆為粒狀。詳言之，第二實施例中，電流導通區32的導電材料C2於第一接合墊112及第三接合墊22、第二接合墊113及第四接合墊23之間為連續分布，且較第一實施例的電流導通區32之導電材料C1排列緊密且含較少空隙或大致不含有空隙；反之，相較於第二實施例中之的塊狀導電材料C2是由加熱及/或加壓粒狀的導電材料C2共熔形成使不具有原導電材料C2之粒狀形狀，使電流導通區31的導電材料C2以連續分布於接合墊112、22間，以及接合墊113、23之間，由於第一實施例之電流導通區32是由導電材料C1彼此物理性接觸所形成，因此第一實施例的電流導通區32具有數個因導電材料C1無法共融而形成之空隙。導電材料C1、C2的形狀在兩個實施例中的差異係因導電接合層3的材料不同，使得在製備半導體裝置100時導電材料C1、C2的分布機制在兩個實施例具有明顯差異，其分布機制容後續再詳加說明。
請參照第4圖所示，此為本發明第三實施例之半導體裝置100的剖視圖，本實施例之半導體裝置100之各構件及其結合關係類似於上述之第二實施 例之半導體裝置100，差異在於本實施例之半導體裝置100另包含凸出於載板2之表面21的一反射壁24，反射壁24係環繞第三接合墊22及第四接合墊23，以由反射壁24與載板2之表面21共同圍設形成一凹口25，半導體晶粒1係設於凹口25中。當半導體晶粒1為發光晶粒(發光晶粒例如可以為發光二極體)時，反射壁24對於發光晶粒所發出的光具有高於80%之反射率，反射壁24可以為本身的材質或結構對光具有高度反射能力，或者，反射壁24亦可以透過面向凹口25之表面塗佈有反射物質而得以對發光晶粒之放光產生高反射率，以將發光晶粒所放射之光線集中，增加發光晶粒的照度(Luminance)。反射壁24之材料例如為包含金屬、合金或混合有反射粒子之矽膠，其中反射粒子舉例可以為氧化矽(SiOx)、氧化鈦(TiOx)或氮化硼(BN)。
請參照第5圖所示，此為本發明半導體裝置100之第四實施例的立體外觀圖，第四實施例之半導體裝置100具有半導體晶粒1及載板2，半導體晶粒1及載板2之間設有導電接合層3，以透過導電接合層3使電流流通於半導體晶粒1及載板2之間。半導體晶粒1包含表面111及設於表面111之第一接合墊112及第二接合墊113，載板2包含表面21及設於表面21之第三接合墊22及第四接合墊23，且導電接合層3具有電流導通區31及電流隔絕區32，電流導通區31係設於第一接合墊112與第三接合墊22之間、以及第二接合墊113與第四接合墊23之間，電流隔絕區32設於電流導通區31外。第四實施例之半導體裝置100中的各構件及其連接關係大致與上述第二實施例相同，舉例而言：第四實施例之半導體裝置100中，第一接合墊112具有一第一接合面112a，第三接合墊22具有一第二接合面22a，第一接合面112a及第二接合面22a分別大致與半導體晶粒1之表面111及載板2之表面21平行，且電流導通區31係設於第一接合面112a及第二接合面22a之間； 然而，本實施例與第二實施例的差異在於半導體晶粒1的第一接合墊112之第一接合面112a與載板2的第三接合墊22之第二接合面22a的對應關係。詳言之，在第二實施例中，半導體晶粒1之表面11係與載板2之表面21大致平行，使第一接合墊112之第一法線方向a1與第三接合墊22之第二法線方向a2大致平行，然而，在第四實施例中，半導體晶粒1之表面111不平行於載板2之表面21，或者半導體晶粒1之表面111垂直於載板2之表面21，使第一接合面112a與第二接合面22a具有與第二實施例不同的對應關係。請參照第6圖，第一接合墊112的第一接合面112a具有一第一法線方向a1，第三接合墊22之第二接合面22a具有一第二法線方向a2，且第一法線方向a1及第二法線方向a2夾設一第一角度θ1，第一角度θ1非180度，舉例而言，第一角度θ1約為60~150度，較佳地，第一角度θ1為80~100度，更佳地，第一角度θ1約為90度。本實施例之半導體裝置100，既使半導體晶粒1之表面111與載板2之表面21不平行而使第一法線方向a1與第二法線方向a2具有如上述之夾角，亦可以使半導體晶粒1與載板2之間形成導電接合層3，讓電流在第一接合墊112與第三接合墊22之間，以及第二接合墊113與第四接合墊23之間導通，並使半導體裝置100的厚度可以有效縮減，適合用於對半導體裝置100的體積限制嚴格的側向背光模組應用範疇中。
請再參照第5、6圖所示，此分別為本發明第四實施例之半導體裝置100的立體外觀圖及第5圖沿a-a’方向剖面的剖視圖。詳言之，本實施例之半導體晶粒1設有相對之一第一側表面114及一第二側表面115，第一側表面114及第二側表面115係連接於表面111，其中第一側表面114較第二側表面115遠離載板2，且第二側表面115係正對連接於載板2之表面21，半導體晶粒1另具有連結於第一側表面114及第二側表面115之一主要發光面116。載板2之表面21與半導體 晶粒1之表面111之間設有導電接合層3，其中，導電接合層3的電流導通區31係設於第一接合墊112與第三接合墊22之間、以及第二接合墊113與第四接合墊23之間，且本實施例之電流隔絕區32係設於導電接合層3之電流導通區31之外，較佳地，電流隔絕區32係包覆於電流導通區31之外側。請參照第6圖所示，電流導通區31例如具有一第一導通部分311及一第二導通部分312，第一導通部分311設於第一接合墊112與第三接合墊22之間、以及第二接合墊113與第四接合墊23之間，第二導通部分312設於第一接合墊112之一側表面112b及第三接合墊22之間、以及第二接合墊113之一側表面及第四接合墊23之間(圖未示)，其中，第一接合墊112之側表面112b係與第一接合面112a及第二側表面115相連接，且較佳地，第一導通部分311係與第二導通部分312相連接；電流隔絕區32例如具有一第一絕緣部分321、一第二絕緣部分322及一第三絕緣部分323，第一絕緣部分321設於非設有第一接合墊112及第二接合墊113之表面111上、非設有第三接合墊22及第四接合墊23之表面21上、以及電流導通區31之間，第二絕緣部分322則包覆電流導通區31之外側(詳見第6圖所示)，第三絕緣部分323則設於第二側表面115及第二接合面22a之間且鄰接第二導通部分312，較佳地，電流隔絕區32之第一絕緣部分321、第二絕緣部分322與第三絕緣部分323相連接。如第二實施例所述，導電接合層3係包含一導電材料C3及一不導電材料I3，電流導通區31與電流隔絕區32具有不同含量的導電材料C3，且電流導通區31中的導電材料C3含量大於電流隔絕區32，在一實施例中，電流導通區31之導電材料C3的含量大於75%，且電流隔絕區32之導電材料C3的含量較佳地低於40%，例如導電材料C3於電流隔絕區32的含量為0.1%~40%，或者為2%~10%，且本實施例之導電材料C3較佳地與實施例二之導電材料C2相同；本實施例之不導電材料I3較佳地與實施例 二之不導電材I2相同。第6圖顯示電流導通區31與半導體晶粒1之第一接合墊112或第二接合墊113之接合處具有一最大高度H，以及電流導通區31與載板21之第三接合墊22或第四接合墊23之接合處具有一最大寬度W，在一實施例中，最大高度H為130~200μm，寬度W為150~300μm。其中，第一絕緣部分321、第二絕緣部分322及第三絕緣部分323之不導電材料的含量大於60%，較佳為60%~99.9%，更佳為90%~98%。於本發明之一實施例中，第二絕緣部分322及第三絕緣部分323不包含有導電材料C3。於本發明之一實施例中，第二導通部分312不包含有不導電材料I3。
請參照第7圖，此為本發明之半導體裝置100的製造方法流程圖，本發明之半導體裝置的製造方法，包含以下步驟：步驟a.備有一半導體晶粒1，半導體晶粒1包含一疊層結構11，且疊層結構11具有一表面111，表面111設有一第一接合墊112及第二接合墊113，且第一接合墊112及第二接合墊113的最短距離小於150μm；步驟b.備有一載板2，載板2具有一表面21，表面21設有一第三接合墊22及一第四接合墊23；步驟c.將一導電膠塗佈於半導體晶粒1表面111或載板2之表面21，其中導電膠覆蓋第一接合墊112及第二接合墊113，或者以導電膠覆蓋第三接合墊22及第四接合墊23；步驟d.將半導體晶粒1之第一接合墊112及第二接合墊113分別對位於載板2之第三接合墊22及第四接合墊23；步驟e.固化導電膠，以於表面111、21之間形成包含一電流導通區31及一電流隔絕區32之一導電接合層3，其中電流導通區31係設於第一接合墊112與 第三接合墊22之間、以及第二接合墊113與第四接合墊23之間，電流隔絕區32係形成於表面111、21之間且位於電流導通區31之外的區域。
其中，上述步驟c較佳係將導電膠以一連續區塊同時覆蓋第一接合墊112、第二接合墊113及第一接合墊112與第二接合墊113之間的半導體晶粒1之表面111，或者，以導電膠同時覆蓋第三接合墊22、第四接合墊23及第三接合墊22與第四接合墊23之間的載板2之表面21。以連續區塊覆蓋上述區域具有製程簡便的優點，且特別適用於為了使產出之半導體裝置100能夠符合薄型化的應用需求，而使第一接合墊112與第二接合墊113之間的最短距離d縮減至15~150μm的製程要求情況中。於本發明之實施例，上述步驟c亦可以利用具開孔的鋼板印刷方式將導電膠以分隔區塊分別塗佈於第一接合墊112及第二接合墊113，且於本發明之實施例之鋼板開孔與第一接合墊112或第二接合墊113之間之對位可容許誤差較大，可有效減少因對準度不良造成的良率損失，因此應用於製備具有微型化尺寸的半導體裝置100時，有利於產品良率的提升。另外，上述步驟e之固化導電膠係可以透過許多方式達成，例如：加熱、冷卻或加入觸發固化反應的因子等，並且在必要時，亦可以施加適當的物理量(如：壓力)於所述的導電膠，只要導電膠固化後，能夠於上述區域形成電流導通區31者，皆為本發明所涵蓋之範圍。
製備本發明第一實施例之半導體裝置100的方法中，步驟e是透過同時加熱及加壓的方式固化導電膠或導電膜。請參照第2及7圖所示，在本發明第一實施例之半導體裝置100中係透過固化導電膠以形成電流導通區31及電流隔絕區32，並使電流導通區31的導電材料C1的含量為7%~75%，電流隔絕區32的導電材料C1之含量為2%~50%。本實施例之導電膠係包含一導電材料C1及一 不導電材料I1，導電材料C1與不導電材料I1的特性已如前述，簡言之，本實施例中的不導電材料I1為熱固性材料且具有一固化溫度，而導電材料C1的熔點係高於不導電材質I1的固化溫度，且較佳地，不導電材料I1之固化溫度高於室溫使導電膠於室溫下呈現可流動態。於固化所述的導電膠前，導電材料C1與不導電材料I1係均勻混合；接著加壓使半導體晶粒1之表面111與載板2之表面21互相靠近，此時，由於第一接合墊112與第三接合墊22之間的距離小於半導體晶粒1之表面111至載板2之表面21的距離、或者第二接合墊113與第四接合墊23之間的距離小於半導體晶粒1之表面111至載板2之表面21的距離，因此，施加壓力會使位於電流導通區31的導電膠率先被半導體晶粒1載板2相互對位的接合墊112、22及113、23所包夾，造成體積縮減，使互相對位的接合墊112、22及113、23因接觸到其中的導電材料C1而產生電流導通路徑，因而形成電流導通區31；同時，由於電流隔絕區32未設有凸伸於該些表面111、21之該些接合墊112、113、22及23，因此具有相較於電流導通區31較大的空間，導電材料C1係散布於電流隔絕區32中而未與該些接合墊112、113、22及23之間形成連續的電流路徑以致於電流無法於此區導通，因而形成電流隔絕區32。當加熱導電膠至高於不導電材料I1的固化溫度時，不導電材料I1固化以侷限導電材料C1，藉此固定導電材料C1在電流導通區31及電流隔絕區32中的分布。在另一實施例中，導電膠亦可以被在室溫下即呈現固態之導電膜取代(圖未示)，導電膜如同上述之導電膠包含一導電材料及一不導電材料，然而，導電膜與導電膠的差異為：導電膜中的不導電材料為熱塑性材料且具有高於室溫之一熔點，因此導電膜在室溫下已成形為固態片狀，並在步驟e中進一步加熱使不導電材料受熱熔融，並加壓以接合第一接合墊112及第三接合墊22、第二接合墊113及第四接合墊23，並在電流導通區31之間 形成電流導通路徑，而後降溫令不導電材料之溫度低於其熔點，使導電膜再度固化，藉此固定導電材料在電流導通區31及電流隔絕區32中的分布，其中，導電膜之熔點例如為140℃~200℃。此外，電流隔絕區32因填充有不導電材料I1，除了得以阻隔電流避免產生非預期的導通外，半導體裝置100亦可以透過填充於電流隔絕區32中的不導電材料I1，進而增加半導體裝置100的結構強度，避免後續封裝過程中因該些接合墊112、113、22、23之間的空隙而使半導體晶粒1易於受外部應力而產生裂縫或損傷。此外，在導電材料C1為包含導電核及包覆於導電核外的絕緣層的核殼結構的情況下，固化導電膠的加壓的過程得以使導電材料C1表面的絕緣層因受擠壓破裂，使導電核露出並且與第一接合墊112及第二接合墊22相接觸以導通電流，藉此除了能夠使導電材料C1在固化導電膠之前能均勻分散於不導電材料I1中，更能進一步避免固化導電膠時，在未加壓的水平方向的發生非預期性導通。
製備本發明第二實施例之半導體裝置100的方法中，其中，步驟e是透過加熱的方式固化導電膠，本實施例可以視情況選擇性地加入加壓製程於製備方法中。請參照第3、7圖所示，在本發明第二實施例中，導電膠係包含一導電材料C2及一不導電材料I2，導電材料C2與不導電材料I2的材料已如上述，導電材料C2的熔點溫度係低於不導電材料I2的固化溫度，且本實施例之導電膠即是透過這種材料特性，以於導電膠固化後形成電流導通區31及電流隔絕區32。詳言之，在固化導電膠前，導電材料C2與不導電材料I2係均勻混和，且導電材料C2係呈現粒狀，接著，將導電膠塗佈於該表面111、21之間，並且較佳以一連續區塊同時覆蓋第一接合墊112、第二接合墊113以及兩者之間的半導體晶粒1之表面111，或者，以一連續區塊同時覆蓋第三接合墊22、第四接合墊23以 及兩者之間的載板2之表面21；接著，施以一熱量將導電膠加熱至高於導電材料C2之熔點之溫度，本實施例之加熱溫度介於140~180℃，由於該些接合墊112、113、22、23的材質與導電材料C2均為金屬或合金材料，且導電材料C2係選擇對於該些接合墊112、113、22、23的材質具有極佳之表面濕潤特性(wetting property)，因此當加熱溫度達到導電材料C2的熔點而未達不導電材料I2的固化溫度時，導電材料C2可以自由地於導電膠中流動，並且受到表面濕潤特性的影響，使原本位於電流隔絕區23的導電材料C2被吸引集中於第一接合墊112與第三接合墊22之間、及第二接合墊113及第四接合墊23之間，並且原本在固化前呈現粒狀的導電材料C2因熔融流動而互相聚集形成一塊狀，使得在電流導通區31中的導電材料C2含量高於75%；然而，未設有該些接合墊112、113、22及23之表面111、21，則因為導電材料C2流動聚集至電流導通區31，使電流導通區31外的區域所含有的導電材料C2的含量相對較低，本實施例之半導體裝置100中的電流隔絕區32僅包含0.1%~40%的導電材料C2，其餘含量則為不導電材料I2。接著，加熱使導電膠達到不導電材料I2的固化溫度以上，使不導電材料I2產生固化，此時導電材料C2已於第一接合墊112與第三接合墊22之間、及第二接合墊113及第四接合墊23之間聚集，固化的不導電材料I2能夠侷限依然呈現熔融的導電材料C2的流動區域，使導電材料C2在電流導通區31及電流隔絕區32中的分布固定。
請參照第6、7圖所示，製備本發明第四實施例之半導體裝置的方法中，步驟c較佳為將導電膠以一連續區塊同時覆蓋於半導體晶粒1之第一接合墊112、第二接合墊113以及兩者之間的半導體晶粒1之表面111，或者以一連續區塊同時覆蓋於載板2之第三接合墊22、第四接合墊23以及兩者之間的載板2之表面21；步驟d是使半導體晶粒1側立令第二側表面115朝向載板2之表面21的方 向對位於載板2，以使導電膠覆蓋於第二側表面115，並使第一接合墊112及第二接合墊113之側面對應接合於載板21之第三接合墊22及第四接合墊23之表面，其中第一接合面112a的第一法線方向a1與第二接合面22a的第二法線方向a2夾設第一角度θ1，並且使導電膠覆蓋於半導體晶粒1之第二側表面115與載板21之間；步驟e是透過加熱的方式加熱導電膠至140~180℃以固化導電膠，且本實施例之導電膠包含導電材料C3及不導電材料I3，其材料較佳地與第二實施例之導電膠的材料相同，在此不再贅述。與第二實施例相似地，由於導電材料C3與該些接合墊112、113、22及23的表面濕潤特性佳，因此導電材料C3中的各導電粒子於加熱熔融後彼此聚集成一塊狀分布於第一接合墊112與第三接合墊22之間、以及第二接合墊113及第四接合墊23之間；接著，加熱導電膠至不導電材料I3的固化溫度以上，令不導電材料I3固化而使大部分的導電材料C3侷限於第一接合墊112與第三接合墊22之間、以及第二接合墊113與第四接合墊23之間以形成電流導通區32。
請參照第8圖所示，為本發明第五實施例之半導體裝置100之剖視圖，半導體裝置100包含複數個半導體晶粒1與一載板2，其中，複數個半導體晶粒1係為發光晶粒。詳言之，半導體裝置100係包含載板2、一第一發光晶粒1、一第二發光晶粒4、一第三發光晶粒5及一反射牆26，反射牆26係凸設於載板2表面21且與前述的反射壁24具有相似的光反射特性，反射牆26環繞第一發光晶粒1、第二發光晶粒4及第三發光晶粒5。第一發光晶粒1、第二發光晶粒4及第三發光晶粒5之結構類似於前述第一及第二實施例之半導體晶粒1，且載板2之表面21上係設有三組第三接合墊22及第四接合墊23，其中，第一發光晶粒1之兩接合墊112、113係透過上述第一或二實施例所揭示之接合結構及其方法對應接合於載 板2的表面21上之其中一組接合墊22、23，第二發光晶粒4及第三發光晶粒5亦設於載板2之表面21，第二發光晶粒4及第三發光晶粒5之兩接合墊係可以選擇以上述第一及二實施例所揭示之接合結構及其方法分別接合於載板2上對應之其他兩組接合墊，亦可以以打線接合的方式接合於載板2之其他兩組接合墊，使第一發光晶粒1、第二發光晶粒4及第三發光晶粒5電性連接於載板2。當將電流流通於載板2與第一發光晶粒1、第二發光晶粒4及第三發光晶粒5之間時，第一發光晶粒1、第二發光晶粒4及第三發光晶粒5係分別發射一第一光、一第二光及一第三光，且第一光、第二光及第三光混和形成白光。第8圖所示之第二發光晶粒4係包含發射第一光之第一發光晶粒1與一第二波長轉換層41形成於對應之第一發光晶粒1之出光面上，第三發光晶粒5係包含發射第一光之第一發光晶粒1與一第三波長轉換層51形成於對應之第一發光晶粒1之出光面上，且第一發光晶粒1、第二發光晶粒4及第三發光晶粒5係皆以導電膠接合於載板2。其中，第一發光晶粒1、第二發光晶粒4及第三發光晶粒5較佳係不具有基板結構，並且以倒裝的方式(flip-chip bonding)接合於載板2上，其中，第一發光晶粒1的之詳細結構容後再做說明。在一實施例中，第一發光晶粒1所發射出的第一光為藍光；第二發光晶粒4之第二波長轉換層41係包含能夠被藍光激發且轉換為綠光之材料，例如為螢光粉或量子點，且第二光為綠光；第三發光晶粒5之第三波長轉換層51則包含能夠被藍光激發且轉換為紅光之材料，例如為螢光粉或量子點，且第三光為紅光。在此需要說明的是，半導體裝置100可選擇性地包含擋光牆B分別環繞第二發光晶粒4及第三發光晶粒5，具體而言，擋光牆B係環繞第二發光晶粒4的疊層結構與第二波長轉換層41的側壁，以及環繞第三發光晶粒5的疊層結構與第三波長轉換層51的側壁，藉此提高第二發光晶粒4及第三發光晶粒5所發射的光各 別透過第二波長轉換層41及第三波長轉換層51進行波長轉換的比率，並且避免因第二發光晶粒4側邊漏出的第一光激發鄰近的第三發光晶粒5，或者因第三發光晶粒5側邊漏出的第一光激發鄰近的第二發光晶粒4進而混合出非預期之光色。
第9圖為本發明第六實施例之半導體裝置100之剖視圖。本實施例與第8圖相似，半導體裝置100之第一發光晶粒1及第二發光晶粒4係以上述第一及二實施例所揭示之接合結構及其方法接合於載板2，與第8圖實施例相較之差異在於本實施例之第三發光晶粒5為一垂直式結構，且具有一第一電極52及一第二電極53設於第三發光晶粒5之相對兩側，第三發光晶粒5之第二電極53係可透過上述第一及二實施例所揭示之接合結構及其方法接合於載板2上之其中一接合墊P1，而其第一電極52則藉由正裝打線接合(face-up wire bonding)方式以一金屬線54與載板2上之一接合墊P2電性連接；或者，在另一實施例中，當第三發光晶粒5為水平式結構且具有位於第三發光晶粒5同一側之第一電極52及第二電極53時(圖未示)，第三發光晶粒5之第一電極52及第二電極53係可以透過正裝打線接合方式以兩條金屬線(圖未示)分別電性連接於載板2上對應之兩個接合墊。第一發光晶粒1、第二發光晶粒4及第三發光晶粒5係分別發射一第一光、一第二光及一第三光，且第一光、第二光及第三光混合形成白光，第二發光晶粒4包含發射第一光之第一發光晶粒1與一第二波長轉換層形成於對應之第一發光晶粒1之出光面上，第三發光晶粒不具有第三波長轉換層51並可發射第三光，其中，第一光例如為藍光、第二光例如為綠光且第三光例如為紅光。在一實施例中，由反射牆26及載板2之表面21所圍設形成的一凹口中係填充有一透明膠體6以保護發光晶粒1、4及5，透明膠體6可以包含但不限於環氧樹脂、壓克力、矽膠、或 其組合。在另一實施例中，透明膠體6的材質包含與導電膠中之不導電材料I1、I2相同之材料，以使透明膠體6與不導電材料I1、I2具有相同的熱膨脹係數，防止半導體裝置100操作時因熱漲冷縮而對發光晶粒1、4、5造成應力，影響載板2與發光晶粒1、4、5的結合穩固性。
請參照第10圖，為本發明第一實施例之發光模組200之上視圖，發光模組200係包含複數個如第8圖或第9圖所示之半導體裝置100，其中於本發明之一實施例，複數個半導體裝置100係具有一共同之載板2，且排列成二維矩陣，其中複數個半導體裝置100彼此之間係以反射牆26互相連接，各半導體裝置100之反射牆26所圍設之凹口形狀可以如本實施例為圓形，或可視顯示需求調整為方形或長條型等其他形狀，反射牆26所圍設之單一凹口具有一凹口面積D，且凹口面積較佳介於1~20mm2。發光模組200可以進一步地應用於顯示裝置，例如電視螢幕、手機螢幕、廣告牌或運動看板等。發光模組200係包括數個半導體裝置100做為像素之陣列，半導體裝置100中的發光晶粒之數目、顏色、及排列方式，與半導體裝置100彼此間的間距皆會影響使用者觀看時的視覺特性，舉例而言：使用越小尺寸之半導體裝置100的顯示裝置，係在相同的單位面積下，相較於大尺寸的半導體裝置100能夠容納數量較多的半導體裝置100，使顯示裝置具有越大的解析度。
第11及12圖所示為本發明第二實施例之發光模組300，例如為側投式(edge-type)發光模組，係包含如上述第5圖及第6圖所示之第四實施例之半導體裝置100、一導光板301及一擴散板302，其中，發光模組300可以包含數個半導體裝置100，半導體晶粒1之主要出光面116與設有第一電極墊112及第二電極墊113的表面111相對，且主要出光面116設於第一側表面114及第二側表面115之 間；導光板301具有一出光表面301a及連接出光表面301a之相對兩側面301b，數個半導體裝置100係分別以半導體晶粒1之主要出光面116朝向導光板301之兩側面301b的方向設置；擴散板302則設置於導光板301的出光表面301a上。半導體晶粒1發出之光線由主要出光面116射入導光板301之側邊301b，導光板301將光導至出光表面301a並進入擴散板302，以透過擴散板302將光均勻化射出。發光模組300較佳另包含一反射層303結合於導光板301與出光表面301a相對之表面，以透過反射層303將光反射並導入擴散板302，增加發光模組300的光均勻度。發光模組300還可以另包含一支撐板304，使反射層303、導光板301、擴散板302及半導體裝置100皆設於支撐板304上。第12圖為第11圖之發光模組300之立體圖，半導體裝置100係包含數個半導體晶粒1設置於載板2上，且數個半導體晶粒1係沿著導光板301之側邊301b排列成一維陣列，惟，第12圖之半導體晶粒1的數目及排列方式僅為例示而不限於此。
請參照第13圖所示，此為本發明一實施例之半導體晶粒1的剖視圖，半導體晶粒1為一覆晶式(flip-chip type)發光元件，本實施例之半導體晶粒1係可以作為上述第1~6圖之半導體晶粒1、第8~9圖之第一發光晶粒1與第二發光晶粒4及第8圖的第三發光晶粒5。詳言之，半導體晶粒1包含疊層結構11、設於疊層結構11之表面111的第一接合墊112及第二接合墊113，並且疊層結構11包含一基板121及一半導體疊層122，其中，基板121係用以支持並承載半導體疊層122，且第一接合墊112及第二接合墊113設於半導體疊層122之同一側，為一水平式(horizontal type)的半導體結構。在一實施例中，半導體疊層122係設於接合墊112、113與基板121之間，且基板121為透明基板，使半導體晶粒1結合於載板 2後，可以朝向基板121的方向出光，透明基板例如包含但不限於藍寶石(sapphire)、玻璃、石英等透明材料。
半導體疊層122包含一第一半導體層122a、一第二半導體層122b及形成於第一半導體層122a及第二半導體層122b之間的一活性層122c，且第二半導體層122b、活性層122c及第一半導體層122a依序設置於基板121上，發光疊層122係可以藉由直接磊晶成長於基板121；或者發光疊層122先磊晶成長於一成長基板後，再藉由基板轉移技術將發光疊層122接合至基板121以及移除所述之成長基板；或者，在另一實施例中，疊層結構11可以不包含任何基板結構，係發光疊層122直接磊晶成長於一成長基板後，再將成長基板移除，使疊層結構11不具有任何基板，藉此可以縮減半導體晶粒1的厚度，以符合薄型化的應用需求，例如應用於行動裝置的背光源。發光疊層122可以透過有機金屬化學氣相沉積法(MOCVD)、分子束磊晶法(MBE)或氫化物氣相磊晶法(HVPE)等方法磊晶於基板121或所述之成長基板上，且第一半導體層122a及第二半導體層122b係分別具有一第一導電型及一第二導電型，活性層122c係可以包含單異質結構(single heterostructure)、雙異質結構(double heterostructure)或多層量子井(multiple quantum wells)用以於驅動時發光。其中，第一接合墊112及第二接合墊113係分別設於第一半導體層122a及第二半導體層122b上，上述透明基板係指基板121的材料之能隙大於活性層122c的能隙，以對由活性層122c所產生的光具有高穿透率。當發光疊層122以基板轉移技術與基板121接合時，基板121及半導體疊層122之間可以具有一透明黏結層(圖未示)，黏結層可以為一有機高分子材料或者無機材料，例如氧化物、氮化物或氟化物。
請續參照第13圖所示，疊層結構11另包含一反射層15設於第一半導體層122a上以及一絶緣層16設於反射層15上。半導體晶粒1另設有一第一通道13及一第二通道14，其中，第一通道13係於製程中移除部份之絶緣層16以露出反射層15所形成；第二通道14係於製程中移除部份之活性層122c、第一半導體層122a、反射層15及絶緣層16以露出第二半導體層122b所形成。第一電極墊112透過第一通道13電性連接於第一半導體層122a，第二電極墊113則透過第二通道14電性連接於第二半導體層122b，且絶緣層16於第一通道13之開口面積小於第一接合墊112之面積，絶緣層16於第二通道14之開口面積小於第二接合墊113之面積。詳言之，第一接合墊112及第二接合墊113分別透過第一通道13及第二通道14與半導體疊層122電性連接，且第一通道13以及第二通道14透過絶緣層16之開口與半導體疊層122接觸的面積，係分別小於第一接合墊112及第二接合墊113之面積，第一接合墊112及第二接合墊113可以使半導體晶粒1透過較大面積的第一接合墊112及第二接合墊113將電流導入，並藉此增加半導體晶粒1的散熱能力。反射層16係用以將活性層122c向第一半導體層122a的方向發射的光朝基板121方向反射，藉此增加半導體晶粒1的光取出效率。上述之半導體晶粒1的結構係僅為一種可能的實施例，但並非用以限制半導體晶粒1的結構態樣，只要半導體晶粒1之第一接合墊112與第二接合墊113的最短距離小於150μm的半導體晶粒1，皆可涵蓋容納在本實施例之範疇內。
請參照第14圖所示，此為本發明另一實施例之半導體晶粒1’的剖視圖，半導體晶粒1’係以晶粒級封裝(chip-scale-package；CSP)技術形成之含封裝材之晶粒。半導體晶粒1’係包含一如上述第13圖所示之半導體晶粒1，其具有設於表面111之第一接合墊112及第二接合墊113，第一接合墊112具有一第一金屬 延伸部112E，第一金屬延伸部112E朝向第二接合墊113的方向設有一第一端112T，且第二接合墊113具有一第二金屬延伸部113E，第二金屬延伸部113E朝向第一接合墊112的方向具有一第二端113T，第一接合墊112之第一端112T與第二接合墊113之第二端113T具有一最短距離d小於150μm。半導體晶粒1’更包含一封裝體19以包覆半導體晶粒1，其中，第一金屬延伸部112E及第二金屬延伸部113E係凸伸出半導體晶粒1之表面而延伸至封裝體19上，且於半導體晶粒1之表面111的相對面形成主要出光面116’。封裝體19可選擇性包含一波長轉換體191，波長轉換體191係能夠被半導體晶粒1放射的光激發，並將半導體晶粒1的放射光轉換為不同波長的光。封裝體19包含環氧樹脂(Epoxy)、矽膠(Silicone)、聚亞醯胺(PI)、苯并環丁烯(BCB)、過氟環丁烷(PFCB)、Su8、丙烯酸樹脂(Acrylic Resin)、聚甲基丙烯酸甲酯(PMMA)、聚對苯二甲酸乙二酯(PET)、聚碳酸酯(PC)、或聚醚醯亞胺(Polyetherimide)；波長轉換體191包含一種或兩種以上種類之無機的螢光粉(phosphor)、有機分子螢光色素(organic fluorescent colorant)、半導體材料(semiconductor)、或者上述材料的組合。無機的螢光粉材包含但不限於黃綠色螢光粉及紅色螢光粉。黃綠色螢光粉之成分係例如鋁氧化物(YAG或是TAG)、矽酸鹽、釩酸鹽、鹼土金屬硒化物、或金屬氮化物。紅色螢光粉之成分係例如氟化物(K2TiF6：Mn4+、K2SiF6：Mn4+)、矽酸鹽、釩酸鹽、鹼土金屬硫化物、金屬氮氧化物、或鎢鉬酸鹽族混合物。半導體材料包含奈米尺寸結晶體(nano crystal)的半導體材料，例如量子點(quantum-dot)發光材料。量子點發光材料可選自於由硫化鋅(ZnS)、硒化鋅(ZnSe)、碲化鋅(ZnTe)、氧化鋅(ZnO)、硫化鎘(CdS)、硒化鎘(CdSe)、碲化鎘(CdTe)、氮化鎵(GaN)、磷化鎵(GaP)、硒化鎵(GaSe)、銻化鎵(GaSb)、砷化 鎵(GaAs)、氮化鋁(AlN)、磷化鋁(AlP)、砷化鋁(AlAs)、磷化銦(InP)、砷化銦(InAs)、碲(Te)、硫化鉛(PbS)、銻化銦(InSb)、碲化鉛(PbTe)、硒化鉛(PbSe)、碲化銻(SbTe)、硫化鋅鎘硒(ZnCdSeS)、硫化銅銦(CuInS)、銫氯化鉛(CsPbCl3)、銫溴化鉛(CsPbBr3)、及銫碘化鉛(CsPbI3)所組成之群組。本實施例的半導體晶粒1’可如第一實施例之半導體晶粒1包含一反射層15於表面111、第一接合墊112及第二接合墊113上，第一金屬延伸部112E透過反射層15之一開口連接於第一接合墊112上、第二金屬延伸部113E透過反射層15之另一開口連接於第二接合墊113a，惟本實施例反射層15係為絶緣材料，以將半導體晶粒1’往表面111方向的光透過反射層15向主要出光面116’封裝體19方向射出。
上述各實施例中所述之電流導通區31之邊界即為電流導通區31中靠外側之導電材料C1、C2、C3連續接合所形成之一連續之外邊界，例如第2圖之黑色粗線所示；上述各實施例中所述之電流隔絕區32之邊界即為電流隔絕區32中靠外側之不導電材料連續形成之外邊界，在此敘明。且上述所提及之實施例係使用描述技術內容及發明特徵，而使習知此技藝者可了解本發明之內容並據以實施，其並非用以限制本發明之範圍。亦即，任何人對本發明所作之任何顯而易見之修飾或變更皆不脫離本發明之精神與範圍。例如，電連接方式不限於串聯連接。需了解的是，本發明中上述之實施例在適當的情況下，是可互相組合或替換，而非僅限於所描述之特定實施例。
可理解的是，對於熟習此項技藝者，不同修飾或變更皆可應用於本發明中且不脫離本發明之精神與範圍。前述之描述，目的在於涵蓋本發明之修飾或變更的揭露皆落於本發明之專利範圍內且與其均等。
100‧‧‧半導體裝置
1‧‧‧半導體晶粒
11‧‧‧疊層結構
111‧‧‧表面
112‧‧‧第一接合墊
112a‧‧‧第一接合面
113‧‧‧第二接合墊
2‧‧‧載板
21‧‧‧表面
22‧‧‧第三接合墊
22a‧‧‧第二接合面
23‧‧‧第四接合墊
3‧‧‧導電接合層
31‧‧‧電流導通區
32‧‧‧電流隔絕區
d‧‧‧最短距離
a1‧‧‧第一法線方向
a2‧‧‧第二法線方向

Claims (10)

  1. 一種半導體裝置，包含：一半導體晶粒，包含一疊層結構、一第一接合墊及一第二接合墊設於該疊層結構之一表面，且該第一接合墊具有一遠離該疊層結構之頂面，其中，該第一接合墊及該第二接合墊的最短距離小於150μm；一載板，具有一表面；一第三接合墊及一第四接合墊，設於該載板之該表面上；及一導電接合層，包含：一第一導通部分，設於該第一接合墊與該第三接合墊之間，且包含一具有一第一形狀之第一導電材料，該第一形狀具有一寬度；一第二導通部分，設於該第二接合墊與該第四接合墊之間，且包含該第一導電材料；以及一電流隔絕區，從剖面圖觀之，覆蓋該第一導通部分，且包含一具有一第二形狀之第二導電材料，該第二形狀具有一粒徑，該粒徑小於該寬度，其中，該第一形狀具有一大於該粒徑之高度，且從剖面圖觀之，該第一導通部分完全覆蓋該頂面。
  2. 如申請專利範圍第1項所述之半導體裝置，其中，該導電接合層更包含一不導電材料。
  3. 如申請專利範圍第1項所述之半導體裝置，其中，該第一導通部分的厚度小於40μm。
  4. 如申請專利範圍第1項所述之半導體裝置，其中，該疊層結構之該表面與該載板之該表面的距離小於60μm。
  5. 如申請專利範圍第1項所述之半導體裝置，其中，該疊層結構包含一半導體疊層，且該第一導通部分以及該第二導通部分與該半導體疊層的接觸面積，係分別小於該第一接合墊及該第二接合墊之面積。
  6. 如申請專利範圍第2項所述之半導體裝置，其中，該電流隔絕區之該第二導電材料的含量小於該第一通道之該第一導電材料的含量。
  7. 如申請專利範圍第6項所述之半導體裝置，其中，該第一通道中的該第一導電材料含量為8%~75%。
  8. 如申請專利範圍第6項所述之半導體裝置，其中，該電流隔絕區中的該第二導電材料含量為2%~50%之間。
  9. 如申請專利範圍第1項所述之半導體裝置，其中，該第一接合墊及該第二接合墊的最短距離為15~100μm。
  10. 如申請專利範圍第2項所述之半導體裝置，其中該第一接合墊及該第二接合墊之最短距離大於或等於兩倍該寬度。
TW105107908A 2016-03-15 2016-03-15 半導體裝置及其製造方法 TWI696300B (zh)

Priority Applications (6)

Application Number Priority Date Filing Date Title
TW105107908A TWI696300B (zh) 2016-03-15 2016-03-15 半導體裝置及其製造方法
US15/459,310 US10170440B2 (en) 2016-03-15 2017-03-15 Semiconductor device and a method of manufacturing thereof
US16/196,315 US10622325B2 (en) 2016-03-15 2018-11-20 Semiconductor device and a method of manufacturing thereof
US16/836,441 US10910335B2 (en) 2016-03-15 2020-03-31 Semiconductor device and a method of manufacturing thereof
US17/163,746 US11450639B2 (en) 2016-03-15 2021-02-01 Semiconductor device and a method of manufacturing thereof
US17/947,536 US20230017939A1 (en) 2016-03-15 2022-09-19 Semiconductor device and a method of manufacturing thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW105107908A TWI696300B (zh) 2016-03-15 2016-03-15 半導體裝置及其製造方法

Publications (2)

Publication Number Publication Date
TW201733165A TW201733165A (zh) 2017-09-16
TWI696300B true TWI696300B (zh) 2020-06-11

Family

ID=59855901

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105107908A TWI696300B (zh) 2016-03-15 2016-03-15 半導體裝置及其製造方法

Country Status (2)

Country Link
US (5) US10170440B2 (zh)
TW (1) TWI696300B (zh)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2014386266A1 (en) 2014-03-13 2016-09-29 Uber Technologies, Inc. Configurable push notifications for a transport service
US10282684B2 (en) 2015-02-26 2019-05-07 Uber Technologies, Inc. Performing selective operations based on mobile device locations
US10212536B2 (en) 2015-07-10 2019-02-19 Uber Technologies, Inc. Selecting a messaging protocol for transmitting data in connection with a location-based service
CN109313956A (zh) * 2016-09-09 2019-02-05 积水化学工业株式会社 导电材料、连接结构体以及连接结构体的制造方法
KR102476136B1 (ko) * 2017-09-05 2022-12-09 삼성전자주식회사 Led를 이용한 디스플레이 장치
US20190393112A1 (en) * 2018-06-25 2019-12-26 Elizabeth Nofen Encapsulant material containing fluorophores for in-situ visualization of stress in an organic package
US11488841B2 (en) * 2019-02-20 2022-11-01 Electronics And Telecommunications Research Institute Method for manufacturing semiconductor package
US11424224B2 (en) * 2019-04-24 2022-08-23 Seoul Viosys Co., Ltd. LED display panel, LED display apparatus having the same and method of fabricating the same
JP6727747B1 (ja) * 2019-06-17 2020-07-22 株式会社カイジョー ワイヤボンディング方法及びワイヤボンディング装置
KR20210019323A (ko) * 2019-08-12 2021-02-22 삼성전자주식회사 마이크로 엘이디 디스플레이 및 이의 제작 방법
KR102556121B1 (ko) * 2019-08-27 2023-07-14 미쓰비시덴키 가부시키가이샤 반도체 장치
KR20220005922A (ko) * 2020-07-07 2022-01-14 삼성전자주식회사 디스플레이 모듈 및 그 제조 방법
CN112782889B (zh) * 2021-02-10 2022-03-08 Tcl华星光电技术有限公司 背光模组及其制作方法、液晶显示装置
CN115856046B (zh) * 2023-01-09 2023-05-26 中南大学 一种基于钙钛矿纳米材料的光电化学生物传感器检测alp的应用

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6365840B1 (en) * 1998-08-03 2002-04-02 Sony Corporation Electrical connecting device and electrical connecting method
US20020100974A1 (en) * 1999-03-08 2002-08-01 Kenji Uchiyama Semiconductor device, semiconductor device mounting structure, liquid crystal device, and electronic apparatus
US8692390B2 (en) * 2011-02-18 2014-04-08 Chipbond Technology Corporation Pyramid bump structure

Family Cites Families (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62260384A (ja) * 1986-05-06 1987-11-12 Mitsubishi Electric Corp 半導体装置
US4984358A (en) * 1989-03-10 1991-01-15 Microelectronics And Computer Technology Corporation Method of assembling stacks of integrated circuit dies
US4930216A (en) * 1989-03-10 1990-06-05 Microelectronics And Computer Technology Corporation Process for preparing integrated circuit dies for mounting
US5607227A (en) * 1993-08-27 1997-03-04 Sanyo Electric Co., Ltd. Linear light source
JP3233535B2 (ja) * 1994-08-15 2001-11-26 株式会社東芝 半導体装置及びその製造方法
DE69622412T2 (de) * 1995-08-29 2003-03-20 Minnesota Mining & Mfg Verfahren zur herstellung einer elektronischen anordnung mit klebeverbindung mittels eines nachgiebigen substrats
US5789270A (en) * 1996-01-30 1998-08-04 Industrial Technology Research Institute Method for assembling a heat sink to a die paddle
US6034331A (en) * 1996-07-23 2000-03-07 Hitachi Chemical Company, Ltd. Connection sheet and electrode connection structure for electrically interconnecting electrodes facing each other, and method using the connection sheet
US5789278A (en) * 1996-07-30 1998-08-04 Micron Technology, Inc. Method for fabricating chip modules
JP3065549B2 (ja) * 1997-01-09 2000-07-17 富士通株式会社 半導体チップ部品の実装方法
US5783465A (en) * 1997-04-03 1998-07-21 Lucent Technologies Inc. Compliant bump technology
JPH1135904A (ja) * 1997-07-17 1999-02-09 Alps Electric Co Ltd 導電性組成物およびそれを用いた電子機器
US5888884A (en) * 1998-01-02 1999-03-30 General Electric Company Electronic device pad relocation, precision placement, and packaging in arrays
JP3379456B2 (ja) * 1998-12-25 2003-02-24 ソニーケミカル株式会社 異方導電性接着フィルム
WO2000045515A1 (fr) * 1999-01-29 2000-08-03 Sanyo Electric Co., Ltd. Appareil a boucle a phase asservie (pll) et dispositif de repartition en frequence variable
US20030038366A1 (en) * 1999-03-09 2003-02-27 Kabushiki Kaisha Toshiba Three-dimensional semiconductor device having plural active semiconductor components
US6270363B1 (en) * 1999-05-18 2001-08-07 International Business Machines Corporation Z-axis compressible polymer with fine metal matrix suspension
US6537854B1 (en) * 1999-05-24 2003-03-25 Industrial Technology Research Institute Method for bonding IC chips having multi-layered bumps with corrugated surfaces and devices formed
TW423166B (en) 1999-09-09 2001-02-21 Epistar Corp Photodiode with the emitting surface and ohmic electrode located on different plane and its manufacturing method
TW569424B (en) * 2000-03-17 2004-01-01 Matsushita Electric Ind Co Ltd Module with embedded electric elements and the manufacturing method thereof
US6512183B2 (en) * 2000-10-10 2003-01-28 Matsushita Electric Industrial Co., Ltd. Electronic component mounted member and repair method thereof
US6974330B2 (en) * 2002-08-08 2005-12-13 Micron Technology, Inc. Electronic devices incorporating electrical interconnections with improved reliability and methods of fabricating same
US7524748B2 (en) * 2003-02-05 2009-04-28 Senju Metal Industry Co., Ltd. Method of interconnecting terminals and method of mounting semiconductor devices
US20050133808A1 (en) * 2003-09-11 2005-06-23 Kyocera Corporation Package for housing light-emitting element, light-emitting apparatus and illumination apparatus
TWI230995B (en) * 2004-05-28 2005-04-11 Via Tech Inc Electronic package with passive components
US20060007086A1 (en) * 2004-07-09 2006-01-12 Young-Joon Rhee Liquid crystal display device, signal transmission film, and display apparatus having the signal transmission film
US8134292B2 (en) 2004-10-29 2012-03-13 Ledengin, Inc. Light emitting device with a thermal insulating and refractive index matching material
US7910403B2 (en) * 2005-03-09 2011-03-22 Panasonic Corporation Metal particles-dispersed composition and flip chip mounting process and bump-forming process using the same
US7531387B1 (en) * 2005-03-29 2009-05-12 Panasonic Corporation Flip chip mounting method and bump forming method
US7537961B2 (en) * 2006-03-17 2009-05-26 Panasonic Corporation Conductive resin composition, connection method between electrodes using the same, and electric connection method between electronic component and circuit substrate using the same
US20090014852A1 (en) * 2007-07-11 2009-01-15 Hsin-Hui Lee Flip-Chip Packaging with Stud Bumps
KR100838647B1 (ko) * 2007-07-23 2008-06-16 한국과학기술원 Ａｃｆ／ｎｃｆ 이중층을 이용한 웨이퍼 레벨 플립칩패키지의 제조방법
KR101535064B1 (ko) 2008-01-17 2015-07-09 삼성디스플레이 주식회사 표시 장치용 광원 모듈 및 이를 포함하는 표시 장치
JP5402109B2 (ja) 2009-02-27 2014-01-29 デクセリアルズ株式会社 異方性導電フィルム及び発光装置
US8593825B2 (en) * 2009-10-14 2013-11-26 Wintec Industries, Inc. Apparatus and method for vertically-structured passive components
JP5402804B2 (ja) 2010-04-12 2014-01-29 デクセリアルズ株式会社 発光装置の製造方法
EP2581955A4 (en) 2010-06-09 2015-12-30 Dexerials Corp LIGHT REFLECTING AND ELECTRICALLY CONDUCTIVE ANISOTROPE PASTE AND LIGHT-EMITTING DEVICE
KR20120091691A (ko) * 2011-02-09 2012-08-20 삼성전자주식회사 휨 방지용 접합패턴을 갖는 반도체 소자 및 그 제조방법
US8476115B2 (en) * 2011-05-03 2013-07-02 Stats Chippac, Ltd. Semiconductor device and method of mounting cover to semiconductor die and interposer with adhesive material
CH705099A2 (de) * 2011-06-07 2012-12-14 Bjoern Sigurd Rump Kernreaktor, unterirdisch in einer Kaverne angelegt.
US20120326299A1 (en) * 2011-06-24 2012-12-27 Topacio Roden R Semiconductor chip with dual polymer film interconnect structures
JP2013122957A (ja) * 2011-12-09 2013-06-20 Dexerials Corp 接続方法、接続構造体、絶縁性接着部材、及び、接着部材付電子部品及びその製造方法
US8877561B2 (en) * 2012-06-07 2014-11-04 Cooledge Lighting Inc. Methods of fabricating wafer-level flip chip device packages
KR102161173B1 (ko) * 2013-08-29 2020-09-29 삼성전자주식회사 패키지 온 패키지 장치 및 이의 제조 방법
US9640521B2 (en) * 2014-09-30 2017-05-02 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-die package with bridge layer and method for making the same
US10224294B2 (en) * 2015-08-18 2019-03-05 Mitsubishi Electric Corporation Semiconductor device
KR20170083823A (ko) * 2016-01-11 2017-07-19 에스케이하이닉스 주식회사 측면 범프 결합 구조를 갖는 반도체 패키지

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6365840B1 (en) * 1998-08-03 2002-04-02 Sony Corporation Electrical connecting device and electrical connecting method
US20020100974A1 (en) * 1999-03-08 2002-08-01 Kenji Uchiyama Semiconductor device, semiconductor device mounting structure, liquid crystal device, and electronic apparatus
US8692390B2 (en) * 2011-02-18 2014-04-08 Chipbond Technology Corporation Pyramid bump structure

Also Published As

Publication number Publication date
US20190109111A1 (en) 2019-04-11
US10622325B2 (en) 2020-04-14
US10170440B2 (en) 2019-01-01
US11450639B2 (en) 2022-09-20
US20210151405A1 (en) 2021-05-20
TW201733165A (zh) 2017-09-16
US20230017939A1 (en) 2023-01-19
US10910335B2 (en) 2021-02-02
US20170271290A1 (en) 2017-09-21
US20200227371A1 (en) 2020-07-16

Similar Documents

Publication Publication Date Title
TWI696300B (zh) 半導體裝置及其製造方法
CN107316930B (zh) 半导体发光器件
US10411175B2 (en) Light emitting element package and method of manufacturing the same
US20150303355A1 (en) Semiconductor light emitting device and method for manufacturing same
US9559278B2 (en) Light emitting device package
TW201828509A (zh) 發光元件
US9349923B2 (en) Light-emitting diode package
JP6964345B2 (ja) 発光素子パッケージ及び光源装置
JP2019145794A (ja) 発光素子およびその製造方法
CN111092072B (zh) 发光元件
JP2016063121A (ja) 発光装置
JP2008085361A (ja) 固体素子デバイス
KR102025719B1 (ko) 발광소자 패키지 및 그 제조방법
CN107204395B (zh) 半导体装置及其制造方法
JP2004165308A (ja) 発光装置
JP6326830B2 (ja) 発光装置及びそれを備える照明装置
TWI837362B (zh) 發光模組
TW202036936A (zh) 發光模組
TW202414861A (zh) 發光模組
KR20120064838A (ko) 발광다이오드 패키지 및 그 제조방법
CN111883635B (zh) 发光装置以及其制造方法
US20230246003A1 (en) Light-emitting devices with reinforcement materials and related methods
TW202329486A (zh) 發光裝置及其製作方法