TWI578791B - A signal processing device - Google Patents

A signal processing device Download PDF

Info

Publication number
TWI578791B
TWI578791B TW105115880A TW105115880A TWI578791B TW I578791 B TWI578791 B TW I578791B TW 105115880 A TW105115880 A TW 105115880A TW 105115880 A TW105115880 A TW 105115880A TW I578791 B TWI578791 B TW I578791B
Authority
TW
Taiwan
Prior art keywords
output
input
switch
mixer
signal
Prior art date
Application number
TW105115880A
Other languages
Chinese (zh)
Other versions
TW201742441A (en
Inventor
陳冠名
李永健
吳劼
Original Assignee
宏觀微電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 宏觀微電子股份有限公司 filed Critical 宏觀微電子股份有限公司
Priority to TW105115880A priority Critical patent/TWI578791B/en
Application granted granted Critical
Publication of TWI578791B publication Critical patent/TWI578791B/en
Publication of TW201742441A publication Critical patent/TW201742441A/en

Links

Landscapes

  • Amplifiers (AREA)

Description

訊號處理裝置Signal processing device

本發明係有關一種訊號處理裝置,尤其指一種可以處理混合電視訊號及光電視訊號的訊號處理裝置。The present invention relates to a signal processing apparatus, and more particularly to a signal processing apparatus that can process mixed television signals and optical television signals.

節目製作業者或播放業者利用頭端設備將電視訊號傳送到用戶端,用戶端可利用電視機或機上盒等,將接收到的電視訊號做各種處理後,呈現出電視節目或影音多媒體。電視訊號的傳輸形式包括無線廣播及有線傳輸。就無線廣播而言,其形式包括衛星傳輸與地面無線傳輸;這兩種無線傳輸係利用天線接收電視訊號,然後透過同軸電纜(coaxial cable)傳輸至機上盒或接收器,並在經過處理後,呈現出電視節目。有線傳輸的應用方式大致上可以分為寬頻網路、光纖與同軸電纜等三類;這三種有線傳輸是利用機上盒或接收器接收寬頻網路、光纖或同軸電纜所傳輸的電視訊號,並在經過處理後,呈現出電視節目。The program operator or the broadcaster transmits the television signal to the user terminal by using the head end device, and the user terminal can use the television set or the set-top box to perform various processing on the received television signal, and then present the television program or the video and audio multimedia. The transmission form of television signals includes wireless broadcasting and wired transmission. In the case of wireless broadcasting, the form includes satellite transmission and terrestrial wireless transmission; the two wireless transmission systems use antennas to receive television signals, and then transmit them to a set-top box or receiver through a coaxial cable, and after processing , showing TV shows. The application mode of wired transmission can be roughly divided into three types: broadband network, optical fiber and coaxial cable; these three kinds of wired transmissions use television sets or receivers to receive television signals transmitted by broadband networks, optical fibers or coaxial cables, and After being processed, a television program is presented.

然而,不同類型的傳輸方式需要不同類型的機上盒或訊號接收器。因此,用戶端若需要收看不同傳輸方式(如光纖傳輸與同軸電纜傳輸、光纖傳輸與衛星傳輸,或是光纖傳輸與地面無線傳輸)所傳送的電視節目,必須分別使用對應的機上盒或訊號接收器才能接收所需要的電視訊號。以光纖傳輸與同軸電纜傳輸為例,因為同軸電纜與光纖無法安裝在同一機上盒或訊號接收器上,所以用戶端必須使用兩台不同的機上盒或訊號接收器,才可以分別收看同軸電纜與光纖所傳輸的電視節目,這對用戶端造成極大的不便及困擾。另外,對用戶端而言,使用兩種不同的機上盒或訊號接收器勢必占去許多空間並造成額外的花費,因此體積及成本也是需要改善的要點。However, different types of transmission methods require different types of set-top boxes or signal receivers. Therefore, if the user needs to watch TV programs transmitted by different transmission methods (such as optical fiber transmission and coaxial cable transmission, optical fiber transmission and satellite transmission, or optical fiber transmission and terrestrial wireless transmission), the corresponding set-top box or signal must be used separately. The receiver can receive the desired TV signal. Taking fiber transmission and coaxial cable transmission as an example, since the coaxial cable and the optical fiber cannot be installed on the same set-top box or signal receiver, the user must use two different set-top boxes or signal receivers to watch the coaxial separately. The TV programs transmitted by cables and optical fibers cause great inconvenience and trouble to the user terminal. In addition, for the user side, the use of two different set-top boxes or signal receivers is bound to take up a lot of space and incur additional costs, so volume and cost are also points to be improved.

本發明之主要目的,在於提供一種訊號處理裝置,其係將一低雜訊放大器、一轉阻放大器、一 多工器或矩陣開關以及一降頻轉換模組整合至一裝置(例如單一半導體晶片)上,讓使用者可以分別收看電纜與光纖所傳輸的電視節目。The main purpose of the present invention is to provide a signal processing device for integrating a low noise amplifier, a transimpedance amplifier, a multiplexer or matrix switch, and a down conversion module into a device (for example, a single semiconductor chip). ), allowing users to watch TV programs transmitted by cables and optical fibers separately.

本發明之另一目的,在於提供一種訊號處理裝置,其係將一低雜訊放大器、一轉阻放大器、一 多工器或矩陣開關以及一降頻轉換模組整合至單一半導體晶片上,使其可模組化設計這些電路,以避免匹配不佳的情況產生,進而使電路設計難度及成本降低,另外將這些電路整合在單一半導體晶片上可降低生產成本及縮小裝置的體積。Another object of the present invention is to provide a signal processing device that integrates a low noise amplifier, a transimpedance amplifier, a multiplexer or matrix switch, and a down conversion module onto a single semiconductor wafer. It can modularly design these circuits to avoid poor matching, which makes the circuit design difficult and cost-effective. In addition, integrating these circuits on a single semiconductor wafer can reduce production costs and reduce the size of the device.

為達到上述之目的,本發明提供一種訊號處理裝置,其可包括一低雜訊放大器、一轉阻放大器、一 多工器或矩陣開關以及一降頻轉換模組。多工器或矩陣開關包括一第一開關、一第二開關、一第三開關以及一第四開關。第一開關的一輸入與低雜訊放大器的一輸出有關,第一開關可呈現一第一導通狀態或一第一關閉狀態(即第一導通狀態與第一關閉狀態二者擇一),第一導通狀態可使第一開關的一輸出與第一開關的該輸入有關,第一關閉狀態可使第一開關的該輸出與第一開關的該輸入之間呈電性斷路的狀態。第二開關的一輸入與低雜訊放大器的該輸出有關,第二開關可呈現一第二導通狀態或一第二關閉狀態(即第二導通狀態與第二關閉狀態二者擇一),第二導通狀態可使第二開關的一輸出與第二開關的該輸入有關,第二關閉狀態可使第二開關的該輸出與第二開關的該輸入之間呈電性斷路的狀態。第三開關的一輸入與轉阻放大器的一輸出有關,第三開關可呈現一第三導通狀態或一第三關閉狀態(即第三導通狀態與第三關閉狀態二者擇一),第三導通狀態可使第三開關的一輸出與第三開關的該輸入有關,第三關閉狀態可使第三開關的該輸出與第三開關的該輸入之間呈電性斷路的狀態。第四開關的一輸入與轉阻放大器的該輸出有關,第四開關可呈現一第四導通狀態或一第四關閉狀態(即第四導通狀態與第四關閉狀態二者擇一),第四導通狀態可使第四開關的一輸出與第四開關的該輸入有關,第四關閉狀態可使第四開關的該輸出與第四開關的該輸入之間呈電性斷路的狀態。降頻轉換模組包括一第一降頻轉換器及一第二降頻轉換器。第一降頻轉換器包括一第一混波器、一第一頻率合成器、一第一同相正交(I/Q)產生器、一第一通道選擇濾波器以及一第一可變增益放大器。第一混波器的一第一輸入與第二開關的該輸出或第四開關的該輸出有關,第一混波器的一第二輸入與第一頻率合成器之一輸出的頻率有關,第一混波器適於對第一混波器的該第一輸入與第一混波器的該第二輸入進行混波,以產生一輸出。第二降頻轉換器包括一第二混波器、一第二頻率合成器、一第二同相正交(I/Q)產生器、一第二通道選擇濾波器以及一第二可變增益放大器。第二混波器的一第一輸入與第一開關的該輸出或第三開關的該輸出有關,第二混波器的一第二輸入與第二頻率合成器之一輸出的頻率有關,第二混波器適於對第二混波器的該第一輸入與第二混波器的該第二輸入進行混波,以產生一輸出。低雜訊放大器、轉阻放大器、降頻轉換模組以及多工器或矩陣開關可以是單一半導體晶片上之積體電路。To achieve the above object, the present invention provides a signal processing apparatus which can include a low noise amplifier, a transimpedance amplifier, a multiplexer or matrix switch, and a down conversion module. The multiplexer or matrix switch includes a first switch, a second switch, a third switch, and a fourth switch. An input of the first switch is related to an output of the low noise amplifier, and the first switch can exhibit a first conductive state or a first closed state (ie, the first conductive state and the first closed state), An on state may cause an output of the first switch to be associated with the input of the first switch, and the first off state may cause an electrical disconnection between the output of the first switch and the input of the first switch. An input of the second switch is related to the output of the low noise amplifier, and the second switch can exhibit a second conductive state or a second closed state (ie, the second conductive state and the second closed state), The two-on state may cause an output of the second switch to be associated with the input of the second switch, and the second off state may be in an electrically disconnected state between the output of the second switch and the input of the second switch. An input of the third switch is related to an output of the transimpedance amplifier, and the third switch can exhibit a third conductive state or a third closed state (ie, a third conductive state and a third closed state), and a third The conduction state may cause an output of the third switch to be related to the input of the third switch, and the third closed state may electrically disconnect the output of the third switch from the input of the third switch. An input of the fourth switch is related to the output of the transimpedance amplifier, and the fourth switch can assume a fourth conductive state or a fourth closed state (ie, the fourth conductive state and the fourth closed state are selected), and the fourth The on state may cause an output of the fourth switch to be related to the input of the fourth switch, and the fourth off state may electrically disconnect the output of the fourth switch from the input of the fourth switch. The down conversion module includes a first down converter and a second down converter. The first down converter includes a first mixer, a first frequency synthesizer, a first in-phase quadrature (I/Q) generator, a first channel selection filter, and a first variable gain. Amplifier. a first input of the first mixer is related to the output of the second switch or the output of the fourth switch, and a second input of the first mixer is related to a frequency output by one of the first frequency synthesizers, A mixer is adapted to mix the first input of the first mixer with the second input of the first mixer to produce an output. The second down converter includes a second mixer, a second frequency synthesizer, a second in-phase quadrature (I/Q) generator, a second channel selection filter, and a second variable gain amplifier. . a first input of the second mixer is related to the output of the first switch or the output of the third switch, and a second input of the second mixer is related to a frequency output by one of the second frequency synthesizers, The second mixer is adapted to mix the first input of the second mixer with the second input of the second mixer to produce an output. Low noise amplifiers, transimpedance amplifiers, down conversion modules, and multiplexers or matrix switches can be integrated circuits on a single semiconductor wafer.

現將經由對說明性實施例、隨附圖式及申請專利範圍之以下詳細描述的評述,使本發明之此等以及其他組件、步驟、特徵、效益及優勢變得明朗。These and other components, steps, features, advantages and advantages of the present invention will become apparent from the description of the appended claims.

圖式揭示本發明之說明性實施例。其並未闡述所有實施例。可另外或替代使用其它實施例。為節省空間或更有效地說明,可省略顯而易見或不必要之細節。相反,可實施一些實施例而不揭示所有細節。當相同數字或標號出現在不同圖式中時,其係指相同或類似組件或步驟。當以下描述連同隨附圖式一起閱讀時,可更充分地理解本發明之態樣,該等隨附圖式之性質應視為說明性而非限制性的。The drawings disclose illustrative embodiments of the invention. It does not describe all of the embodiments. Other embodiments may be used in addition or instead. In order to save space or more effectively explain, obvious or unnecessary details may be omitted. Instead, some embodiments may be implemented without revealing all the details. When the same number or label appears in a different figure, it refers to the same or similar components or steps. The invention will be more fully understood from the following description, taken in conjunction with the accompanying drawings.

請參閱第1圖所示,本發明之訊號處理裝置1 可以接收通過一電纜(例如同軸電纜)傳輸的一第一訊號以及/或是接收一光接收器2所輸出的一第二訊號。第一訊號可以是類比或數位形式的混和電視訊號(hybrid TV signal);該混和電視訊號可以是來自一天線所接收的訊號。第二訊號係源自通過一光纖傳輸的一訊號,例如類比或數位形式的光電視訊號(optical TV signal)。訊號處理裝置1可設置在一電視機、一機上盒(Set-Top-Box, STB)、一電視訊號接收機或一行動接收系統上。Referring to FIG. 1, the signal processing device 1 of the present invention can receive a first signal transmitted through a cable (for example, a coaxial cable) and/or receive a second signal output from a light receiver 2. The first signal may be an analog or digital form of a hybrid TV signal; the mixed television signal may be a signal received from an antenna. The second signal originates from a signal transmitted through a fiber, such as an analog or digital form of an optical TV signal. The signal processing device 1 can be disposed on a television set, a set-top box (STB), a television signal receiver or a mobile receiving system.

訊號處理裝置1包括一低雜訊放大器(Low Noise Amplifier, LNA)4、一轉阻放大器(transimpedence amplifier, TIA)6、一多工器(mux)或矩陣開關(matrix switch)8以及一降頻轉換模組10,其中多工器或矩陣開關8位在低雜訊放大器4和轉阻放大器6的訊號下游端,降頻轉換模組10位在多工器或矩陣開關8的訊號下游端。低雜訊放大器4、轉阻放大器6、多工器或矩陣開關8以及降頻轉換模組10可以是單一半導體晶片上之積體電路。雖然本發明以低雜訊放大器作為範例;不過必要時,除了低雜訊放大器之外,也可以使用其它放大器作為低雜訊放大器的替代例。The signal processing device 1 includes a low noise amplifier (LNA) 4, a transimpedence amplifier (TIA) 6, a multiplexer (mux) or a matrix switch 8 and a down converter. The conversion module 10, wherein the multiplexer or matrix switch 8 is located at the downstream end of the signal of the low noise amplifier 4 and the transimpedance amplifier 6, and the down conversion module 10 is located at the downstream end of the signal of the multiplexer or matrix switch 8. The low noise amplifier 4, the transimpedance amplifier 6, the multiplexer or matrix switch 8 and the down conversion module 10 can be integrated circuits on a single semiconductor wafer. Although the present invention uses a low noise amplifier as an example; other amplifiers may be used as an alternative to the low noise amplifier, in addition to the low noise amplifier, if necessary.

低雜訊放大器4用以接收一輸入(例如一單端輸入或一差動輸入),其中該輸入與上述電纜所傳輸的第一訊號有關,例如該輸入等於第一訊號;第一訊號例如包括一數位訊號或一類比訊號。低雜訊放大器4可以是一個單端輸入單端輸出放大器、一個單端輸入差動輸出放大器、一個差動輸入單端輸出放大器或是一個差動輸入差動輸出放大器。低雜訊放大器4的一輸入端4a可耦接上述的電纜,讓低雜訊放大器4得以接收並放大第一訊號,然後從其輸出端4b輸出放大的第一訊號(以下稱為“訊號S1”)至多工器或矩陣開關8的一第一輸入端8a。低雜訊放大器4的輸出方式可以是單端輸出或是差動輸出。轉阻放大器6用以接收一輸入(例如一單端輸入或一差動輸入),其中該輸入與光接收器2所產生的第二訊號有關,例如該輸入等於第二訊號;第二訊號例如包括一數位訊號或一類比訊號。當轉阻放大器6的該輸入為一差動輸入時,可以讓靈敏度增加。轉阻放大器6可以是一個單端輸入單端輸出放大器、一個單端輸入差動輸出放大器、一個差動輸入單端輸出放大器或是一個差動輸入差動輸出放大器。轉阻放大器6的一輸入端6a可耦接光接收器2的一輸出端,讓轉阻放大器6得以接收光接收器2所輸出的第二訊號,並將第二訊號轉換成一電壓差值,再根據此電壓差值產生一訊號S2,然後從其輸出端6b輸出訊號S2至多工器或矩陣開關8的一第二輸入端8b。轉阻放大器6的輸出方式可以是單端輸出或是差動輸出。The low noise amplifier 4 is configured to receive an input (for example, a single-ended input or a differential input), wherein the input is related to the first signal transmitted by the cable, for example, the input is equal to the first signal; and the first signal includes, for example, A digital signal or a analog signal. The low noise amplifier 4 can be a single-ended input single-ended output amplifier, a single-ended input differential output amplifier, a differential input single-ended output amplifier, or a differential input differential output amplifier. An input terminal 4a of the low noise amplifier 4 can be coupled to the cable, so that the low noise amplifier 4 can receive and amplify the first signal, and then output the amplified first signal from the output terminal 4b (hereinafter referred to as "signal S1" ") to a first input 8a of the multiplexer or matrix switch 8. The output mode of the low noise amplifier 4 can be a single-ended output or a differential output. The transimpedance amplifier 6 is configured to receive an input (eg, a single-ended input or a differential input), wherein the input is related to a second signal generated by the optical receiver 2, for example, the input is equal to the second signal; and the second signal is, for example, Includes a digital signal or a analog signal. When the input of the transimpedance amplifier 6 is a differential input, the sensitivity can be increased. The transimpedance amplifier 6 can be a single-ended input single-ended output amplifier, a single-ended input differential output amplifier, a differential input single-ended output amplifier, or a differential input differential output amplifier. An input terminal 6a of the transimpedance amplifier 6 can be coupled to an output end of the optical receiver 2, so that the transimpedance amplifier 6 can receive the second signal output by the optical receiver 2, and convert the second signal into a voltage difference. A signal S2 is generated based on the voltage difference, and then the signal S2 is output from its output terminal 6b to a second input terminal 8b of the multiplexer or matrix switch 8. The output mode of the transimpedance amplifier 6 can be a single-ended output or a differential output.

降頻轉換模組10包括一第一降頻轉換器12以及一第二降頻轉換器14。第一降頻轉換器12的一輸入端12a耦接多工器或矩陣開關8的一第一輸出端8c,故第一降頻轉換器12可接收多工器或矩陣開關8之第一輸出端8c輸出的訊號。第一降頻轉換器12可以對所收到的訊號進行降頻轉換(例如將射頻訊號轉換成中頻訊號或基頻訊號),並篩選想要的訊號(例如一預定通道或頻率中的訊號)。第二降頻轉換器14的一輸入端14a耦接多工器或矩陣開關8的一第二輸出端8d,故第二降頻轉換器14可接收多工器或矩陣開關8之第二輸出端8d輸出的訊號。第二降頻轉換器14可以對所收到的訊號進行降頻轉換(例如將射頻訊號轉換成中頻訊號或基頻訊號),並篩選想要的訊號(例如一預定通道或頻率中的訊號)。The down conversion module 10 includes a first down converter 12 and a second down converter 14. An input 12a of the first down converter 12 is coupled to a first output 8c of the multiplexer or matrix switch 8, so the first down converter 12 can receive the first output of the multiplexer or matrix switch 8. The signal output by terminal 8c. The first down converter 12 can down convert the received signal (for example, convert the RF signal into an intermediate frequency signal or a baseband signal), and filter the desired signal (for example, a signal in a predetermined channel or frequency). ). An input 14a of the second down converter 14 is coupled to a second output 8d of the multiplexer or matrix switch 8, so that the second down converter 14 can receive the second output of the multiplexer or matrix switch 8. The signal output by terminal 8d. The second down converter 14 can down convert the received signal (for example, convert the RF signal into an intermediate frequency signal or a baseband signal), and filter the desired signal (for example, a signal in a predetermined channel or frequency). ).

請同時參閱第2圖所示,多工器或矩陣開關8包括第一至第四開關16、18、20、22。第一至第四開關16、18、20、22可以是四個N型金氧半場效電晶體(NMOS transistor)、四個P型金氧半場效電晶體(PMOS transistor)或是其它適當的元件。以下將以第一開關16、第二開關18、第三開關20以及第四開關22分別是一第一N型金氧半場效電晶體、一第二N型金氧半場效電晶體、一第三N型金氧半場效電晶體以及一第四N型金氧半場效電晶體的範例進行說明。第一至第四 N型金氧半場效電晶體的每一個都具有一第一端點(例如源極)、一第二端點(例如汲極)以及一第三端點(例如閘極),而且都可以形成一N型通道(channel),以連接第一端點和第二端點。在這個範例中,低雜訊放大器4的輸出端4b耦接第一N型金氧半場效電晶體的第一端點(其係作為第一開關16的一輸入端16a)以及第二N型金氧半場效電晶體的第一端點(其係作為第二開關18的一輸入端18a),轉阻放大器6的輸出端6b耦接第三N型金氧半場效電晶體的第一端點(其係作為第三開關20的一輸入端20a)以及第四N型金氧半場效電晶體的第一端點(其係作為第四開關22的一輸入端22a),第一降頻轉換器12的輸入端12a耦接第二N型金氧半場效電晶體的第二端點(其係作為第二開關18的一輸出端18b)以及第四N型金氧半場效電晶體的第二端點(其係作為第四開關22的一輸出端22b),第二降頻轉換器14的輸入端14a耦接第一N型金氧半場效電晶體的第二端點(其係作為第一開關16的一輸出端16b)以及第三N型金氧半場效電晶體的第二端點(其係作為第三開關20的一輸出端20b)。Referring also to FIG. 2, the multiplexer or matrix switch 8 includes first to fourth switches 16, 18, 20, 22. The first to fourth switches 16, 18, 20, 22 may be four N-type MOS transistors, four P-type MOS transistors or other suitable components. . Hereinafter, the first switch 16, the second switch 18, the third switch 20, and the fourth switch 22 are respectively a first N-type MOS field effect transistor, a second N-type MOS field-effect transistor, and a first An example of a three-N type gold oxide half field effect transistor and a fourth N type gold oxide half field effect transistor will be described. Each of the first to fourth N-type MOS field-effect transistors has a first terminal (eg, a source), a second terminal (eg, a drain), and a third terminal (eg, a gate) And, an N-type channel can be formed to connect the first end point and the second end point. In this example, the output terminal 4b of the low noise amplifier 4 is coupled to the first end of the first N-type MOS field-effect transistor (which is an input terminal 16a of the first switch 16) and the second N-type. a first end of the MOS field effect transistor (which serves as an input terminal 18a of the second switch 18), and an output terminal 6b of the transimpedance amplifier 6 is coupled to the first end of the third N-type MOS field-effect transistor a point (which is an input terminal 20a of the third switch 20) and a first end point of the fourth N-type MOS field-effect transistor (which serves as an input terminal 22a of the fourth switch 22), the first frequency down The input end 12a of the converter 12 is coupled to the second end of the second N-type MOS field-effect transistor (which is an output terminal 18b of the second switch 18) and the fourth N-type MOS field-effect transistor. a second end point (which is an output end 22b of the fourth switch 22), and an input end 14a of the second down converter 14 is coupled to the second end of the first N-type MOS field-effect transistor As an output end 16b of the first switch 16, and a second end of the third N-type MOS field-effect transistor (which is an output terminal 20b of the third switch 20).

經由控制第一N型金氧半場效電晶體的第三端點,可使第一N型金氧半場效電晶體的N型通道成為或呈現一第一導通狀態或一第一關閉狀態。第一導通狀態可使第一N型金氧半場效電晶體之第二端點的一輸出與第一N型金氧半場效電晶體之第一端點的一輸入有關,其中第一N型金氧半場效電晶體之第一端點的該輸入與低雜訊放大器4的一輸出(即訊號S1)有關,例如第一N型金氧半場效電晶體之第一端點的該輸入等於低雜訊放大器4的該輸出。第一關閉狀態可使第一N型金氧半場效電晶體之第二端點的該輸出與第一N型金氧半場效電晶體之第一端點的該輸入之間呈電性斷路的狀態。例如,在第一導通狀態下,低雜訊放大器4所輸出的訊號S1會通過第一N型金氧半場效電晶體的第一端點及N型通道傳輸至第一N型金氧半場效電晶體的第二端點;在第一關閉狀態下,低雜訊放大器4所輸出的訊號S1則不能通過第一N型金氧半場效電晶體的N型通道傳輸至第一N型金氧半場效電晶體的第二端點。The N-type channel of the first N-type gold-oxygen half field effect transistor can be brought into or present in a first conductive state or a first closed state by controlling the third end point of the first N-type metal oxide half field effect transistor. The first conducting state may be related to an input of the second end of the first N-type MOS field-effect transistor to an input of the first end of the first N-type MOS field-effect transistor, wherein the first N-type The input of the first terminal of the MOS field effect transistor is associated with an output of the low noise amplifier 4 (ie, signal S1), such as the input of the first terminal of the first N-type MOS field-effect transistor. This output of the low noise amplifier 4 is low. The first off state electrically disconnects the output of the second end of the first N-type MOS field-effect transistor from the input of the first end of the first N-type MOS field-effect transistor status. For example, in the first conducting state, the signal S1 output by the low noise amplifier 4 is transmitted to the first N-type MOSFET by the first end point and the N-type channel of the first N-type MOS field-effect transistor. a second end of the transistor; in the first off state, the signal S1 output by the low noise amplifier 4 cannot be transmitted to the first N-type gold oxide through the N-type channel of the first N-type MOS field-effect transistor The second end of the half field effect transistor.

經由控制第二N型金氧半場效電晶體的第三端點,可使第二N型金氧半場效電晶體的N型通道成為或呈現一第二導通狀態或一第二關閉狀態。第二導通狀態可使第二N型金氧半場效電晶體之第二端點的一輸出與第二N型金氧半場效電晶體之第一端點的一輸入有關,其中第二N型金氧半場效電晶體之第一端點的該輸入與低雜訊放大器4的一輸出(即訊號S1)有關,例如第二N型金氧半場效電晶體之第一端點的該輸入等於低雜訊放大器4的該輸出。第二關閉狀態可使第二N型金氧半場效電晶體之第二端點的該輸出與第二N型金氧半場效電晶體之第一端點的該輸入之間呈電性斷路的狀態。例如,在第二導通狀態下,低雜訊放大器4所輸出的訊號S1會通過第二N型金氧半場效電晶體的第一端點及N型通道傳輸至第二N型金氧半場效電晶體的第二端點;在第二關閉狀態下,低雜訊放大器4所輸出的訊號S1則不能通過第二N型金氧半場效電晶體的N型通道傳輸至第二N型金氧半場效電晶體的第二端點。The N-type channel of the second N-type MOS field-effect transistor can be brought into or present in a second conductive state or a second closed state by controlling the third terminal of the second N-type MOS field-effect transistor. The second conducting state may be related to an output of the second end of the second N-type MOS field-effect transistor being related to an input of the first end of the second N-type MOS field-effect transistor, wherein the second N-type The input of the first terminal of the MOS field effect transistor is associated with an output of the low noise amplifier 4 (ie, signal S1), such as the input of the first terminal of the second N-type MOS field-effect transistor. This output of the low noise amplifier 4 is low. The second off state electrically disconnects the output of the second end of the second N-type MOS field-effect transistor from the input of the first end of the second N-type MOS field-effect transistor status. For example, in the second conducting state, the signal S1 output by the low noise amplifier 4 is transmitted to the second N-type MOSFET by the first end point and the N-type channel of the second N-type MOS field-effect transistor. The second end of the transistor; in the second off state, the signal S1 output by the low noise amplifier 4 cannot be transmitted to the second N-type gold oxide through the N-type channel of the second N-type metal oxide half field effect transistor The second end of the half field effect transistor.

經由控制第三N型金氧半場效電晶體的第三端點,可使第三N型金氧半場效電晶體的N型通道成為或呈現一第三導通狀態或一第三關閉狀態。第三導通狀態可使第三N型金氧半場效電晶體之第二端點的一輸出與第三N型金氧半場效電晶體之第一端點的一輸入有關,其中第三N型金氧半場效電晶體之第一端點的該輸入與轉阻放大器6的一輸出(即訊號S2)有關,例如第三N型金氧半場效電晶體之第一端點的該輸入等於轉阻放大器6的該輸出。第三關閉狀態可使第三N型金氧半場效電晶體之第二端點的該輸出與第三N型金氧半場效電晶體之第一端點的該輸入之間呈電性斷路的狀態。例如,在第三導通狀態下,轉阻放大器6所輸出的訊號S2會通過第三N型金氧半場效電晶體的第一端點及N型通道傳輸至第三N型金氧半場效電晶體的第二端點;在第三關閉狀態下,轉阻放大器6所輸出的訊號S2則不能通過第三N型金氧半場效電晶體的N型通道傳輸至第三N型金氧半場效電晶體的第二端點。By controlling the third end point of the third N-type MOS field effect transistor, the N-type channel of the third N-type MOS field-effect transistor can be made to assume a third conduction state or a third OFF state. The third conduction state may be related to an input of the second end of the third N-type MOS field-effect transistor and an input of the first end of the third N-type MOS field-effect transistor, wherein the third N-type The input of the first terminal of the MOS field effect transistor is related to an output of the transimpedance amplifier 6 (ie, signal S2), for example, the input of the first terminal of the third N-type MOS field-effect transistor is equal to the turn This output of the resistive amplifier 6. The third off state electrically disconnects the output of the second end of the third N-type MOS field-effect transistor from the input of the first end of the third N-type MOS field-effect transistor status. For example, in the third conduction state, the signal S2 outputted by the transimpedance amplifier 6 is transmitted to the third N-type MOS half-field power through the first end point and the N-type channel of the third N-type MOS field-effect transistor. The second end of the crystal; in the third off state, the signal S2 outputted by the transimpedance amplifier 6 cannot be transmitted to the third N-type gold-oxygen half-field through the N-type channel of the third N-type MOS field-effect transistor The second end of the transistor.

經由控制第四N型金氧半場效電晶體的第三端點,可使第四N型金氧半場效電晶體的N型通道成為或呈現一第四導通狀態或一第四關閉狀態。第四導通狀態可使第四N型金氧半場效電晶體之第二端點的一輸出與第四N型金氧半場效電晶體之第一端點的一輸入有關,其中第四N型金氧半場效電晶體之第一端點的該輸入與轉阻放大器6的一輸出(即訊號S2)有關,例如第四N型金氧半場效電晶體之第一端點的該輸入等於轉阻放大器6的該輸出。第四關閉狀態可使第四N型金氧半場效電晶體之第二端點的該輸出與第四N型金氧半場效電晶體之第一端點的該輸入之間呈電性斷路的狀態。例如,在第四導通狀態下,轉阻放大器6所輸出的訊號S2會通過第四N型金氧半場效電晶體的第一端點及N型通道傳輸至第四N型金氧半場效電晶體的第二端點;在第四關閉狀態下,轉阻放大器6所輸出的訊號S2則不能通過第四N型金氧半場效電晶體的N型通道傳輸至第四N型金氧半場效電晶體的第二端點。By controlling the third end point of the fourth N-type MOS field effect transistor, the N-type channel of the fourth N-type MOS field effect transistor can be brought into or assume a fourth conduction state or a fourth OFF state. The fourth conduction state may be related to an input of the second end of the fourth N-type MOS field-effect transistor and an input of the first end of the fourth N-type MOS field-effect transistor, wherein the fourth N-type The input of the first terminal of the MOS field effect transistor is related to an output of the transimpedance amplifier 6 (ie, signal S2), for example, the input of the first terminal of the fourth N-type MOS field-effect transistor is equal to the turn. This output of the resistive amplifier 6. The fourth off state electrically disconnects the output of the second end of the fourth N-type MOS field-effect transistor from the input of the first end of the fourth N-type MOS field-effect transistor status. For example, in the fourth conduction state, the signal S2 outputted by the transimpedance amplifier 6 is transmitted to the fourth N-type MOS half-field power through the first end point and the N-type channel of the fourth N-type MOS field-effect transistor. The second end of the crystal; in the fourth off state, the signal S2 outputted by the transimpedance amplifier 6 cannot be transmitted through the N-type channel of the fourth N-type MOS field-effect transistor to the fourth N-type MOSFET The second end of the transistor.

因此,在本發明中,第一至第四N型金氧半場效電晶體(即開關16、18、20與22)可以呈現下列所述之狀態。例如,第一N型金氧半場效電晶體(即第一開關16)呈現第一導通狀態,第二N型金氧半場效電晶體(即第二開關18)呈現第二關閉狀態,第三N型金氧半場效電晶體(即第三開關20)呈現第三關閉狀態,第四N型金氧半場效電晶體(即第四開關22)呈現第四導通狀態;因此,當訊號處理裝置1同時接收上述的第一與第二訊號時,多工器或矩陣開關8可經由第一輸入端8a接收訊號S1(即低雜訊放大器4的輸出端4b輸出之放大的第一訊號)以及經由第二輸入端8b接收訊號S2(其係源自第二訊號),然後訊號S1通過第一N型金氧半場效電晶體而從第二輸出端8d輸出,訊號S2則通過第四N型金氧半場效電晶體而從第一輸出端8c輸出。或者,第一N型金氧半場效電晶體呈現第一關閉狀態,第二N型金氧半場效電晶體呈現第二導通狀態,第三N型金氧半場效電晶體呈現第三導通狀態,第四N型金氧半場效電晶體呈現第四關閉狀態;因此,當訊號處理裝置1同時接收上述的第一與第二訊號時,多工器或矩陣開關8可經由第一輸入端8a接收訊號S1(即放大的第一訊號)以及經由第二輸入端8b接收訊號S2(其係源自第二訊號),然後訊號S1通過第二N型金氧半場效電晶體而從第一輸出端8c輸出,訊號S2則通過第三N型金氧半場效電晶體而從第二輸出端8d輸出。或者,第一N型金氧半場效電晶體呈現第一導通狀態,第二N型金氧半場效電晶體呈現第二導通狀態,第三N型金氧半場效電晶體呈現第三關閉狀態,第四N型金氧半場效電晶體呈現第四關閉狀態;因此,當訊號處理裝置1只接收上述的第一訊號時,多工器或矩陣開關8可經由第一輸入端8a接收訊號S1(即放大的第一訊號),然後訊號S1通過第一與第二N型金氧半場效電晶體而從第一與第二輸出端8c、8d輸出。或者,第一N型金氧半場效電晶體呈現第一關閉狀態,第二N型金氧半場效電晶體呈現第二關閉狀態,第三N型金氧半場效電晶體呈現第三導通狀態,第四N型金氧半場效電晶體呈現第四導通狀態;因此,當訊號處理裝置1只接收上述的第二訊號時,多工器或矩陣開關8可經由第二輸入端8b接收訊號S2(其係源自第二訊號),然後訊號S2通過第三與第四N型金氧半場效電晶體而從第一與第二輸出端8c、8d輸出。或者,第一N型金氧半場效電晶體呈現第一導通狀態,第二N型金氧半場效電晶體呈現第二關閉狀態,第三N型金氧半場效電晶體呈現第三關閉狀態,第四N型金氧半場效電晶體呈現第四關閉狀態;因此,當訊號處理裝置1只接收上述的第一訊號時,多工器或矩陣開關8可經由第一輸入端8a接收訊號S1(即放大的第一訊號),然後訊號S1通過第一N型金氧半場效電晶體而從第二輸出端8d輸出。或者,第一N型金氧半場效電晶體呈現第一關閉狀態,第二N型金氧半場效電晶體呈現第二關閉狀態,第三N型金氧半場效電晶體呈現第三關閉狀態,第四N型金氧半場效電晶體呈現第四導通狀態;因此,當訊號處理裝置1只接收上述的第二訊號時,多工器或矩陣開關8可經由第二輸入端8b接收訊號S2(其係源自第二訊號),然後訊號S2通過第四N型金氧半場效電晶體而從第一輸出端8c輸出。Therefore, in the present invention, the first to fourth N-type metal oxide half field effect transistors (i.e., the switches 16, 18, 20, and 22) can assume the states described below. For example, the first N-type MOS field effect transistor (ie, the first switch 16) assumes a first conduction state, and the second N-type MOS field effect transistor (ie, the second switch 18) exhibits a second off state, and a third The N-type gold-oxygen half-field effect transistor (ie, the third switch 20) exhibits a third off state, and the fourth N-type gold-oxygen half-field effect transistor (ie, the fourth switch 22) assumes a fourth conduction state; therefore, when the signal processing device When receiving the first and second signals, the multiplexer or matrix switch 8 can receive the signal S1 via the first input terminal 8a (ie, the amplified first signal outputted by the output terminal 4b of the low noise amplifier 4) and The signal S2 is received via the second input terminal 8b (which is derived from the second signal), and then the signal S1 is output from the second output terminal 8d through the first N-type MOS field effect transistor, and the signal S2 is passed through the fourth N-type. The gold oxide half field effect transistor is output from the first output terminal 8c. Alternatively, the first N-type MOS field-effect transistor exhibits a first off state, the second N-type MOS field-effect transistor exhibits a second conduction state, and the third N-type MOS field-effect transistor exhibits a third conduction state. The fourth N-type metal oxide half field effect transistor exhibits a fourth off state; therefore, when the signal processing device 1 simultaneously receives the first and second signals, the multiplexer or matrix switch 8 can be received via the first input terminal 8a. The signal S1 (ie, the amplified first signal) and the signal S2 (which is derived from the second signal) are received via the second input terminal 8b, and then the signal S1 is passed from the first output terminal through the second N-type metal oxide half field effect transistor. The 8c output, the signal S2 is output from the second output terminal 8d through the third N-type metal oxide half field effect transistor. Alternatively, the first N-type gold-oxygen half-field effect transistor exhibits a first conduction state, the second N-type gold-oxygen half-field effect transistor exhibits a second conduction state, and the third N-type gold-oxygen half-field effect transistor exhibits a third closed state. The fourth N-type MOS field effect transistor exhibits a fourth off state; therefore, when the signal processing device 1 receives only the first signal, the multiplexer or matrix switch 8 can receive the signal S1 via the first input terminal 8a ( That is, the amplified first signal), and then the signal S1 is output from the first and second output terminals 8c, 8d through the first and second N-type MOS field-effect transistors. Alternatively, the first N-type gold-oxygen half-field effect transistor exhibits a first off state, the second N-type gold-oxygen half-field effect transistor exhibits a second off state, and the third N-type gold-oxygen half-field effect transistor exhibits a third on state. The fourth N-type MOS field-effect transistor exhibits a fourth conduction state; therefore, when the signal processing device 1 receives only the second signal, the multiplexer or matrix switch 8 can receive the signal S2 via the second input terminal 8b ( It is derived from the second signal), and then the signal S2 is output from the first and second output terminals 8c, 8d through the third and fourth N-type metal oxide half field effect transistors. Alternatively, the first N-type gold-oxygen half-field effect transistor exhibits a first on state, the second N-type gold-oxygen half-field effect transistor exhibits a second off state, and the third N-type gold-oxygen half-field effect transistor exhibits a third off state. The fourth N-type MOS field effect transistor exhibits a fourth off state; therefore, when the signal processing device 1 receives only the first signal, the multiplexer or matrix switch 8 can receive the signal S1 via the first input terminal 8a ( That is, the amplified first signal), and then the signal S1 is output from the second output terminal 8d through the first N-type metal oxide half field effect transistor. Alternatively, the first N-type gold-oxygen half-field effect transistor exhibits a first off state, the second N-type gold-oxygen half-field effect transistor exhibits a second off state, and the third N-type gold-oxygen half-field effect transistor exhibits a third off state. The fourth N-type MOS field-effect transistor exhibits a fourth conduction state; therefore, when the signal processing device 1 receives only the second signal, the multiplexer or matrix switch 8 can receive the signal S2 via the second input terminal 8b ( It is derived from the second signal), and then the signal S2 is output from the first output terminal 8c through the fourth N-type metal oxide half field effect transistor.

另外,第一開關16之輸入端16a的一輸入可為一差動輸入,第一開關16之輸出端16b的一輸出可為一差動輸出,第二開關18之輸入端18a的一輸入可為一差動輸入,第二開關18之輸出端18b的一輸出可為一差動輸出,第三開關20之輸入端20a的一輸入可為一差動輸入,第三開關20之輸出端20b的一輸出可為一差動輸出,第四開關22之輸入端22a的一輸入可為一差動輸入,第四開關22之輸出端22b的一輸出可為一差動輸出。當開關16、18、20與22之輸出端16b、18b、20b與22b的該些輸出都是差動輸出時,可以消除共模雜訊(Common-Mode Noise)。或者,第一開關16之輸入端16a的一輸入可為一單端輸入,第一開關16之輸出端16b的一輸出可為一單端輸出,第二開關18之輸入端18a的一輸入可為一單端輸入,第二開關18之輸出端18b的一輸出可為一單端輸出,第三開關20之輸入端20a的一輸入可為一單端輸入,第三開關20之輸出端20b的一輸出可為一單端輸出,第四開關22之輸入端22a的一輸入可為一單端輸入,第四開關22之輸出端22b的一輸出可為一單端輸出。In addition, an input of the input end 16a of the first switch 16 can be a differential input, an output of the output end 16b of the first switch 16 can be a differential output, and an input of the input end 18a of the second switch 18 can be For a differential input, an output of the output terminal 18b of the second switch 18 can be a differential output, an input of the input terminal 20a of the third switch 20 can be a differential input, and an output terminal 20b of the third switch 20 An output of the fourth switch 22 can be a differential input, and an output of the output 22b of the fourth switch 22 can be a differential output. When the outputs of the outputs 16b, 18b, 20b, and 22b of the switches 16, 18, 20, and 22 are differential outputs, Common-Mode Noise can be eliminated. Alternatively, an input of the input terminal 16a of the first switch 16 can be a single-ended input, an output of the output terminal 16b of the first switch 16 can be a single-ended output, and an input of the input terminal 18a of the second switch 18 can be For a single-ended input, an output of the output 18b of the second switch 18 can be a single-ended output, an input of the input 20a of the third switch 20 can be a single-ended input, and an output 20b of the third switch 20 An output of the fourth switch 22 can be a single-ended input, and an input of the output 22b of the fourth switch 22 can be a single-ended output.

第3A圖為降頻轉換器12、14的一實施態樣。請參閱第3A圖所示,每一個降頻轉換器12、14都包括:一個頻率合成器24、一個同相正交(In-phase/Quadrature, I/Q)產生器26、 一對混波器(mixer)28a與28b、三個可變增益放大器(Variable-Gain Amplifier, VGA)30a、30b與32以及兩個濾波器34a與34b。頻率合成器24包括:一本地振盪器(Local Oscillator, LO)24a,例如電壓控制振盪器(Voltage Controlled Oscillator, VCO),以及一鎖相迴路(Phase-Locked Loop, PLL)24b,例如分數型鎖相迴路(fractional PLL)。本地振盪器24a耦接鎖相迴路24b,並且可以根據鎖相迴路24b之一輸出的頻率產生具有週期性的一輸出。頻率合成器24用於提供或產生一本地振盪訊號(也就是本地振盪器24a的該輸出)至同相正交產生器26。同相正交產生器26為一相位偏移器,其可將收到的本地振盪訊號分成同相(I)分量(即同相振盪訊號)以及正交(Q)分量(即正交振盪訊號),並分別送至混波器28a與混波器28b;同相振盪訊號與正交振盪訊號具有相同頻率,但具90度相位差。因此,同相正交產生器26可以根據頻率合成器24之一輸出(即本地振盪訊號)的頻率來產生兩個輸出(即同相振盪訊號和正交振盪訊號),其中該二輸出具有相同頻率,但具90度相位差。FIG. 3A is an embodiment of the down converters 12, 14. Referring to FIG. 3A, each of the down converters 12, 14 includes: a frequency synthesizer 24, an in-phase quadrature (I/Q) generator 26, and a pair of mixers. (mixers) 28a and 28b, three variable gain amplifiers (VGA) 30a, 30b and 32, and two filters 34a and 34b. The frequency synthesizer 24 includes: a local oscillator (LO) 24a, such as a Voltage Controlled Oscillator (VCO), and a Phase-Locked Loop (PLL) 24b, such as a fractional lock. Phase loop (fractional PLL). The local oscillator 24a is coupled to the phase locked loop 24b and can generate an output having a periodicity based on the frequency of one of the phase locked loops 24b. The frequency synthesizer 24 is operative to provide or generate a local oscillator signal (i.e., the output of the local oscillator 24a) to the in-phase quadrature generator 26. The in-phase orthogonal generator 26 is a phase shifter that divides the received local oscillation signal into an in-phase (I) component (ie, an in-phase oscillation signal) and a quadrature (Q) component (ie, an orthogonal oscillation signal), and The signals are sent to the mixer 28a and the mixer 28b respectively; the in-phase oscillation signal has the same frequency as the orthogonal oscillation signal, but has a phase difference of 90 degrees. Therefore, the in-phase orthogonal generator 26 can generate two outputs (ie, an in-phase oscillation signal and a quadrature oscillation signal) according to the frequency of one output of the frequency synthesizer 24 (ie, the local oscillation signal), wherein the two outputs have the same frequency. But with a 90 degree phase difference.

在第一降頻轉換器12中,混波器28a的一輸入端與混波器28b的一輸入端均耦接第二開關18的輸出端18b以及第四開關22的輸出端22b;因此,混波器28a的一第一輸入和混波器28b的一第一輸入係與第二開關18之輸出端18b的一輸出以及第四開關22之輸出端22b的一輸出二者擇一有關,例如混波器28a的該第一輸入和混波器28b的該第一輸入等於第二開關18之輸出端18b的該輸出或第四開關22之輸出端22b的該輸出。在第二降頻轉換器14中,混波器28a的一輸入端與混波器28b的一輸入端均耦接第一開關16的輸出端16b以及第三開關20的輸出端20b;因此,混波器28a的一第一輸入和混波器28b的一第一輸入係與第一開關16之輸出端16b的一輸出以及第三開關20之輸出端20b的一輸出二者擇一有關,例如混波器28a的該第一輸入和混波器28b的該第一輸入等於第一開關16之輸出端16b的該輸出或第三開關20之輸出端20b的該輸出。In the first down converter 12, an input end of the mixer 28a and an input end of the mixer 28b are coupled to the output end 18b of the second switch 18 and the output end 22b of the fourth switch 22; therefore, A first input of the mixer 28a and a first input of the mixer 28b are selectively associated with an output of the output 18b of the second switch 18 and an output of the output 22b of the fourth switch 22, For example, the first input of the mixer 28a and the first input of the mixer 28b are equal to the output of the output 18b of the second switch 18 or the output of the output 22b of the fourth switch 22. In the second down converter 14, an input end of the mixer 28a and an input end of the mixer 28b are coupled to the output end 16b of the first switch 16 and the output end 20b of the third switch 20; therefore, A first input of the mixer 28a and a first input of the mixer 28b are related to an output of the output 16b of the first switch 16 and an output of the output 20b of the third switch 20, For example, the first input of the mixer 28a and the first input of the mixer 28b are equal to the output of the output 16b of the first switch 16 or the output of the output 20b of the third switch 20.

混波器28a與28b用以進行頻率轉換,例如將所接收到的訊號(如頻率為射頻的訊號)降頻至一較低的頻率(如基頻或中頻),其中該所接收到的訊號可以是來自輸出端16b、18b、20b或22b。混波器28a可以接收同相正交產生器26所輸出的同相振盪訊號(換句話說,混波器28a的一第二輸入與同相正交產生器26所輸出的同相振盪訊號有關,而且與頻率合成器24所產生或輸出之本地振盪訊號的頻率有關),使混波器28a可由同相正交產生器26所輸出的同相振盪訊號來驅動。混波器28b可以接收同相正交產生器26所輸出的正交振盪訊號(換句話說,混波器28b的一第二輸入與同相正交產生器26所輸出的正交振盪訊號有關,而且與頻率合成器24所產生或輸出之本地振盪訊號的頻率有關),使混波器28b可由同相正交產生器26所輸出的正交振盪訊號來驅動。另外,混波器28a與28b都可以是差動輸出或是單端輸出。The mixers 28a and 28b are used for frequency conversion, for example, down-converting a received signal (such as a signal whose frequency is a radio frequency) to a lower frequency (such as a fundamental frequency or an intermediate frequency), wherein the received signal The signal can be from the output 16b, 18b, 20b or 22b. The mixer 28a can receive the in-phase oscillation signal output by the in-phase orthogonal generator 26 (in other words, a second input of the mixer 28a is related to the in-phase oscillation signal output by the in-phase orthogonal generator 26, and the frequency The frequency of the local oscillator signal generated or output by the synthesizer 24 is such that the mixer 28a can be driven by the in-phase oscillator signal output by the in-phase quadrature generator 26. The mixer 28b can receive the orthogonal oscillation signal output by the in-phase orthogonal generator 26 (in other words, a second input of the mixer 28b is related to the orthogonal oscillation signal output by the in-phase orthogonal generator 26, and In relation to the frequency of the local oscillator signal generated or output by the frequency synthesizer 24, the mixer 28b can be driven by the quadrature oscillator signal output by the in-phase quadrature generator 26. Additionally, both mixers 28a and 28b can be differential outputs or single-ended outputs.

在第一降頻轉換器12中,混波器28a可以對同相正交產生器26所輸出的同相振盪訊號與第二開關18之輸出端18b或第四開關22之輸出端22b所輸出的訊號進行混波(換句話說,混波器28a適於對混波器28a的該第一輸入與該第二輸入進行混波),以產生並輸出一同相(in-phase)混波訊號;混波器28b可以對同相正交產生器26所輸出的正交振盪訊號與第二開關18之輸出端18b或第四開關22之輸出端22b所輸出的訊號進行混波(換句話說,混波器28b適於對混波器28b的該第一輸入與該第二輸入進行混波),以產生並輸出一正交(quadrature)混波訊號。前述的同相混波訊號與正交混波訊號為兩相正交的訊號,也就是同相混波訊號與正交混波訊號的相位差為90度;另外,同相混波訊號與正交混波訊號都可以是差動訊號或是單端訊號。因此,第一降頻轉換器12可藉由混波器28a與28b讓多工器或矩陣開關8之第一輸出端8c所輸出的訊號(例如輸出端18b或22b的一輸出)被分別與同相正交產生器26所產生的兩個輸出(即同相振盪訊號與正交振盪訊號)混合,以產生同相混波訊號與正交混波訊號。In the first down converter 12, the mixer 28a can output the in-phase oscillation signal output by the in-phase orthogonal generator 26 and the output terminal 18b of the second switch 18 or the output terminal 22b of the fourth switch 22 Performing mixing (in other words, the mixer 28a is adapted to mix the first input and the second input of the mixer 28a) to generate and output an in-phase mixed signal; The wave filter 28b can mix the orthogonal oscillation signal output by the in-phase orthogonal generator 26 with the signal output from the output terminal 18b of the second switch 18 or the output terminal 22b of the fourth switch 22 (in other words, the mixed wave The 28b is adapted to mix the first input and the second input of the mixer 28b to generate and output a quadrature mixed signal. The in-phase mixed-wave signal and the quadrature mixed-wave signal are two-phase orthogonal signals, that is, the phase difference between the in-phase mixed-wave signal and the orthogonal mixed-wave signal is 90 degrees; in addition, the in-phase mixed wave signal and the orthogonal mixed wave The signal can be a differential signal or a single-ended signal. Therefore, the first down converter 12 can cause the signals output by the first output terminal 8c of the multiplexer or matrix switch 8 (for example, an output of the output terminal 18b or 22b) to be respectively associated with the mixers 28a and 28b. The two outputs (i.e., the in-phase oscillating signal and the quadrature oscillating signal) generated by the in-phase quadrature generator 26 are mixed to generate an in-phase mixed-wave signal and an orthogonal mixed-wave signal.

在第二降頻轉換器14中,混波器28a可以對同相正交產生器26所輸出的同相振盪訊號與第一開關16之輸出端16b或第三開關20之輸出端20b所輸出的訊號進行混波(換句話說,混波器28a適於對混波器28a的該第一輸入該第二輸入進行混波),以產生並輸出一同相混波訊號;混波器28b可以對同相正交產生器26所輸出的正交振盪訊號與第一開關16之輸出端16b或第三開關20之輸出端20b所輸出的訊號進行混波(換句話說,混波器28b適於對混波器28b的該第一輸入與該第二輸入進行混波),以產生並輸出一正交混波訊號。前述的同相混波訊號與正交混波訊號為兩相正交的訊號,也就是同相混波訊號與正交混波訊號的相位差為90度;另外,同相混波訊號與正交混波訊號都可以是差動訊號或是單端訊號。因此,第二降頻轉換器14可藉由混波器28a與28b讓多工器或矩陣開關8之第二輸出端8d所輸出的訊號(例如輸出端16b或20b的一輸出)被分別與同相正交產生器26所產生的兩個輸出(即同相振盪訊號與正交振盪訊號)混合,以產生同相混波訊號與正交混波訊號。In the second down converter 14, the mixer 28a can output the in-phase oscillation signal output by the in-phase orthogonal generator 26 and the output terminal 16b of the first switch 16 or the output terminal 20b of the third switch 20 Mixing is performed (in other words, the mixer 28a is adapted to mix the first input of the mixer 28a with the second input) to generate and output an in-phase mixed wave signal; the mixer 28b can be in phase The orthogonal oscillating signal output by the quadrature generator 26 is mixed with the signal output from the output terminal 16b of the first switch 16 or the output terminal 20b of the third switch 20 (in other words, the mixer 28b is suitable for mixing The first input of the waver 28b is mixed with the second input to generate and output a quadrature mixed signal. The in-phase mixed-wave signal and the quadrature mixed-wave signal are two-phase orthogonal signals, that is, the phase difference between the in-phase mixed-wave signal and the orthogonal mixed-wave signal is 90 degrees; in addition, the in-phase mixed wave signal and the orthogonal mixed wave The signal can be a differential signal or a single-ended signal. Therefore, the second down converter 14 can cause the signals output by the second output terminal 8d of the multiplexer or matrix switch 8 (for example, an output of the output terminal 16b or 20b) to be respectively associated with the mixers 28a and 28b. The two outputs (i.e., the in-phase oscillating signal and the quadrature oscillating signal) generated by the in-phase quadrature generator 26 are mixed to generate an in-phase mixed-wave signal and an orthogonal mixed-wave signal.

可變增益放大器30a的一輸入端耦接混波器28a的一輸出端。可變增益放大器30a的一輸入與混波器28a的一輸出(即同相混波訊號)有關,例如可變增益放大器30a的該輸入等於混波器28a的該輸出。可變增益放大器30a可以根據一增益放大可變增益放大器30a 的該輸入(例如混波器28a所輸出的同相混波訊號),以產生一輸出(例如經放大後的同相混波訊號)。可變增益放大器30b的一輸入端耦接混波器28b的一輸出端。可變增益放大器30b的一輸入與混波器28b的一輸出(即正交混波訊號)有關,例如可變增益放大器30b的該輸入等於混波器28b的該輸出。可變增益放大器30b可以根據一增益放大可變增益放大器30b 的該輸入(例如混波器28b所輸出的正交混波訊號),以產生一輸出(例如經放大後的正交混波訊號)。An input of the variable gain amplifier 30a is coupled to an output of the mixer 28a. An input of the variable gain amplifier 30a is associated with an output of the mixer 28a (i.e., an in-phase mixed signal), such as the input of the variable gain amplifier 30a being equal to the output of the mixer 28a. The variable gain amplifier 30a can amplify the input of the variable gain amplifier 30a (e.g., the in-phase mixed signal output from the mixer 28a) according to a gain to generate an output (e.g., the amplified in-phase mixed signal). An input of the variable gain amplifier 30b is coupled to an output of the mixer 28b. An input of the variable gain amplifier 30b is associated with an output of the mixer 28b (i.e., a quadrature mixed signal), such as the input of the variable gain amplifier 30b being equal to the output of the mixer 28b. The variable gain amplifier 30b can amplify the input of the variable gain amplifier 30b (for example, the quadrature mixed signal output by the mixer 28b) according to a gain to generate an output (for example, an amplified quadrature mixed signal). .

濾波器34a的一第一輸入端與一第二輸入端分別耦接可變增益放大器30a的一輸出端與可變增益放大器30b的一輸出端。濾波器34a的一第一輸入與混波器28a的該輸出(即同相混波訊號)以及可變增益放大器30a的該輸出(例如經放大後的同相混波訊號)有關,例如濾波器34a的該第一輸入等於可變增益放大器30a的該輸出。濾波器34a的一第二輸入與混波器28b的該輸出(即正交混波訊號)以及可變增益放大器30b的該輸出(例如經放大後的正交混波訊號)有關,例如濾波器34a的該第二輸入等於可變增益放大器30b的該輸出。濾波器34a可結合濾波器34a的該第一輸入(例如經可變增益放大器30a放大後的同相混波訊號)與該第二輸入(例如經可變增益放大器30b放大後的正交混波訊號)且抵銷特定訊號(例如鏡像訊號)而產生一輸出,其中該輸出的相位與混波器28a的該輸出(即同相混波訊號)以及可變增益放大器30a的該輸出(例如經放大後的同相混波訊號)不同,而且也與混波器28b的該輸出(即正交混波訊號)以及可變增益放大器30b的該輸出(例如經放大後的正交混波訊號)不同。濾波器34a可以是一鏡像抑制濾波器(Image Rejection Filter),其可結合濾波器34a的該第一輸入與該第二輸入並解決鏡像訊號的問題。A first input end and a second input end of the filter 34a are respectively coupled to an output end of the variable gain amplifier 30a and an output end of the variable gain amplifier 30b. A first input of the filter 34a is associated with the output of the mixer 28a (i.e., the in-phase mixed-wave signal) and the output of the variable gain amplifier 30a (e.g., the amplified in-phase mixed-wave signal), such as the filter 34a. This first input is equal to the output of the variable gain amplifier 30a. A second input of filter 34a is associated with the output of mixer 28b (ie, the quadrature mixed signal) and the output of variable gain amplifier 30b (eg, the amplified quadrature mixed signal), such as a filter. This second input of 34a is equal to the output of variable gain amplifier 30b. The filter 34a can combine the first input of the filter 34a (for example, the in-phase mixed signal amplified by the variable gain amplifier 30a) and the second input (for example, the orthogonal mixed signal amplified by the variable gain amplifier 30b). And offsetting a particular signal (eg, a mirror signal) to produce an output, wherein the phase of the output is coupled to the output of the mixer 28a (ie, the in-phase mixed signal) and the output of the variable gain amplifier 30a (eg, after amplification) The in-phase mixed signal is different, and is also different from the output of the mixer 28b (ie, the quadrature mixed signal) and the output of the variable gain amplifier 30b (eg, the amplified quadrature mixed signal). The filter 34a may be an Image Rejection Filter that combines the first input and the second input of the filter 34a to solve the problem of the image signal.

濾波器34b的一輸入端耦接濾波器34a的一輸出端。濾波器34b的一輸入與濾波器34a的該輸出有關,例如濾波器34b的該輸入等於濾波器34a的該輸出。濾波器34b可以對濾波器34b的該輸入(例如濾波器34a所輸出的訊號)執行濾波,以產生一輸出(例如一預定通道或頻率中的訊號)。濾波器34b可以是一通道選擇濾波器,其可過濾出或選擇出一預定通道或頻率中所攜帶的訊號。可變增益放大器32的一輸入端耦接濾波器34b的一輸出端。可變增益放大器32的一輸入與濾波器34b的該輸出(例如預定通道或頻率中的訊號)有關,例如可變增益放大器32的該輸入等於濾波器34b的該輸出。可變增益放大器32可以根據一增益放大可變增益放大器32的該輸入(例如濾波器34b所輸出之預定通道或頻率中的訊號),以產生一輸出(如第3A圖所示之A或B)。另外,可變增益放大器32的該輸出可以是一差動輸出。An input of the filter 34b is coupled to an output of the filter 34a. An input of filter 34b is associated with the output of filter 34a, such as the input of filter 34b being equal to the output of filter 34a. Filter 34b may perform filtering on the input of filter 34b (e.g., the signal output by filter 34a) to produce an output (e.g., a signal in a predetermined channel or frequency). Filter 34b can be a channel selection filter that filters out or selects a signal carried in a predetermined channel or frequency. An input of the variable gain amplifier 32 is coupled to an output of the filter 34b. An input of variable gain amplifier 32 is associated with the output of filter 34b (e.g., a signal in a predetermined channel or frequency), such as the input of variable gain amplifier 32 being equal to the output of filter 34b. The variable gain amplifier 32 can amplify the input of the variable gain amplifier 32 (eg, a signal in a predetermined channel or frequency output by the filter 34b) according to a gain to generate an output (such as A or B as shown in FIG. 3A). ). Additionally, the output of variable gain amplifier 32 can be a differential output.

第3B圖為降頻轉換器12、14的另一實施態樣。請參閱第3B圖所示,每一個降頻轉換器12、14都包括:一個頻率合成器24、一個混波器28a、二個可變增益放大器30a與32以及一個濾波器34b。頻率合成器24包括一本地振盪器24a(例如電壓控制振盪器)以及一鎖相迴路24b(例如分數型鎖相迴路)。本地振盪器24a耦接鎖相迴路24b,並且可以根據鎖相迴路24b之一輸出的頻率產生具有週期性的一輸出。頻率合成器24用於提供或產生一本地振盪訊號(也就是本地振盪器24a的該輸出)至混波器28a。FIG. 3B is another embodiment of the down converters 12, 14. Referring to FIG. 3B, each of the down converters 12, 14 includes a frequency synthesizer 24, a mixer 28a, two variable gain amplifiers 30a and 32, and a filter 34b. The frequency synthesizer 24 includes a local oscillator 24a (e.g., a voltage controlled oscillator) and a phase locked loop 24b (e.g., a fractional phase locked loop). The local oscillator 24a is coupled to the phase locked loop 24b and can generate an output having a periodicity based on the frequency of one of the phase locked loops 24b. The frequency synthesizer 24 is operative to provide or generate a local oscillator signal (i.e., the output of the local oscillator 24a) to the mixer 28a.

在第一降頻轉換器12中,混波器28a的一輸入端耦接第二開關18的輸出端18b以及第四開關22的輸出端22b;因此,混波器28a的一第一輸入與第二開關18之輸出端18b的一輸出以及第四開關22之輸出端22b的一輸出二者擇一有關,例如混波器28a的該第一輸入等於第二開關18之輸出端18b的該輸出或第四開關22之輸出端22b的該輸出。在第二降頻轉換器14中,混波器28a的一輸入端耦接第一開關16的輸出端16b以及第三開關20的輸出端20b;因此,混波器28a的一第一輸入與第一開關16之輸出端16b的一輸出以及第三開關20之輸出端20b的一輸出二者擇一有關,例如混波器28a的該第一輸入等於第一開關16之輸出端16b的該輸出或第三開關20之輸出端20b的該輸出。In the first down converter 12, an input end of the mixer 28a is coupled to the output 18b of the second switch 18 and the output 22b of the fourth switch 22; therefore, a first input of the mixer 28a is An output of the output 18b of the second switch 18 and an output of the output 22b of the fourth switch 22 are alternatively associated, for example, the first input of the mixer 28a is equal to the output 18b of the second switch 18. The output or the output of the output 22b of the fourth switch 22 is output. In the second down converter 14, an input end of the mixer 28a is coupled to the output 16b of the first switch 16 and the output 20b of the third switch 20; therefore, a first input of the mixer 28a is An output of the output 16b of the first switch 16 and an output of the output 20b of the third switch 20 are alternatively associated, for example, the first input of the mixer 28a is equal to the output 16b of the first switch 16 The output or the output of the output 20b of the third switch 20 is output.

混波器28a用以進行頻率轉換,例如將所接收到的訊號(如頻率為射頻的訊號)降頻至一較低的頻率(如基頻或中頻),其中該所接收到的訊號可以是來自輸出端16b、18b、20b或22b。混波器28a可以接收頻率合成器24之本地振盪器24a所輸出的本地振盪訊號(換句話說,混波器28a的一第二輸入與本地振盪器24a所輸出之本地振盪訊號的頻率有關),使混波器28a可由頻率合成器24之本地振盪器24a所輸出的本地振盪訊號來驅動。另外,混波器28a可以是差動輸出或是單端輸出。The mixer 28a is configured to perform frequency conversion, for example, down-converting a received signal (such as a signal whose frequency is a radio frequency) to a lower frequency (such as a fundamental frequency or an intermediate frequency), wherein the received signal can be It is from the output 16b, 18b, 20b or 22b. The mixer 28a can receive the local oscillation signal output by the local oscillator 24a of the frequency synthesizer 24 (in other words, a second input of the mixer 28a is related to the frequency of the local oscillation signal output by the local oscillator 24a) The mixer 28a can be driven by a local oscillation signal output from the local oscillator 24a of the frequency synthesizer 24. Additionally, the mixer 28a can be a differential output or a single-ended output.

在第一降頻轉換器12中,混波器28a可以對頻率合成器24之本地振盪器24a所輸出的本地振盪訊號與第二開關18之輸出端18b或第四開關22之輸出端22b所輸出的訊號進行混波(換句話說,混波器28a適於對混波器28a的該第一輸入與該第二輸入進行混波),以產生並輸出一混波訊號。混波器28a所輸出的混波訊號可以是單端訊號或差動訊號。因此,第一降頻轉換器12可以透過混波器28a讓多工器或矩陣開關8之第一輸出端8c所輸出的訊號(例如輸出端18b或22b的一輸出)與頻率合成器24之本地振盪器24a所輸出的本地振盪訊號進行混合,以產生一混波訊號。In the first down converter 12, the mixer 28a can output the local oscillation signal to the local oscillator 24a of the frequency synthesizer 24 and the output terminal 18b of the second switch 18 or the output terminal 22b of the fourth switch 22. The output signal is mixed (in other words, the mixer 28a is adapted to mix the first input of the mixer 28a with the second input) to generate and output a mixed signal. The mixed signal output by the mixer 28a may be a single-ended signal or a differential signal. Therefore, the first down converter 12 can pass the signal output by the first output terminal 8c of the multiplexer or matrix switch 8 (for example, an output of the output terminal 18b or 22b) to the frequency synthesizer 24 through the mixer 28a. The local oscillator signals output by the local oscillator 24a are mixed to generate a mixed signal.

在第二降頻轉換器14中,混波器28a可以對頻率合成器24之本地振盪器24a所輸出的本地振盪訊號與第一開關16之輸出端16b或第三開關20之輸出端20b所輸出的訊號進行混波(換句話說,混波器28a適於對混波器28a的該第一輸入與該第二輸入進行混波),以產生並輸出一混波訊號。混波器28a所輸出的混波訊號可以是單端訊號或差動訊號。因此,第二降頻轉換器14可以透過混波器28a讓多工器或矩陣開關8之第二輸出端8d所輸出的訊號(例如輸出端16b或20b的一輸出)與頻率合成器24之本地振盪器24a所輸出的本地振盪訊號進行混合,以產生一混波訊號。In the second down converter 14, the mixer 28a can output the local oscillation signal to the local oscillator 24a of the frequency synthesizer 24 and the output terminal 16b of the first switch 16 or the output terminal 20b of the third switch 20. The output signal is mixed (in other words, the mixer 28a is adapted to mix the first input of the mixer 28a with the second input) to generate and output a mixed signal. The mixed signal output by the mixer 28a may be a single-ended signal or a differential signal. Therefore, the second down converter 14 can transmit the signal (for example, an output of the output terminal 16b or 20b) of the multiplexer or the second output terminal 8d of the matrix switch 8 to the frequency synthesizer 24 through the mixer 28a. The local oscillator signals output by the local oscillator 24a are mixed to generate a mixed signal.

可變增益放大器30a的一輸入端耦接混波器28a的一輸出端。可變增益放大器30a的一輸入與混波器28a的一輸出(也就是混波訊號)有關,例如可變增益放大器30a的該輸入等於混波器28a的該輸出。可變增益放大器30a可以根據一增益放大可變增益放大器30a 的該輸入(例如混波器28a所輸出的混波訊號),以產生一輸出(例如經放大後的混波訊號)。濾波器34b的一輸入端耦接可變增益放大器30a的一輸出端。濾波器34b的一輸入與可變增益放大器30a的該輸出(例如經放大後的混波訊號)有關,例如濾波器34b的該輸入等於可變增益放大器30a的該輸出。濾波器34b可以對濾波器34b的該輸入(例如可變增益放大器30a所輸出之經放大後的混波訊號)執行濾波,以產生一輸出(例如一預定通道或頻率中的訊號)。濾波器34b可以是一通道選擇濾波器,其可過濾出或選擇出一預定通道或頻率中所攜帶的訊號。可變增益放大器32的一輸入端耦接濾波器34b的一輸出端。可變增益放大器32的一輸入與濾波器34b的該輸出(例如預定通道或頻率中的訊號)有關,例如可變增益放大器32的該輸入等於濾波器34b的該輸出。可變增益放大器32可以根據一增益放大可變增益放大器32的該輸入(例如濾波器34b所輸出之預定通道或頻率中的訊號),以產生一輸出(如第3B圖所示之A或B)。另外,可變增益放大器32的該輸出可以是一差動輸出。An input of the variable gain amplifier 30a is coupled to an output of the mixer 28a. An input of the variable gain amplifier 30a is associated with an output of the mixer 28a (i.e., a mixed signal), such as the input of the variable gain amplifier 30a being equal to the output of the mixer 28a. The variable gain amplifier 30a can amplify the input of the variable gain amplifier 30a (e.g., the mixed signal output by the mixer 28a) according to a gain to generate an output (e.g., the amplified mixed signal). An input of the filter 34b is coupled to an output of the variable gain amplifier 30a. An input of filter 34b is associated with the output of variable gain amplifier 30a (e.g., the amplified mixed signal), such as the input of filter 34b being equal to the output of variable gain amplifier 30a. Filter 34b may perform filtering on the input of filter 34b (e.g., the amplified mixed signal output by variable gain amplifier 30a) to produce an output (e.g., a predetermined channel or signal in frequency). Filter 34b can be a channel selection filter that filters out or selects a signal carried in a predetermined channel or frequency. An input of the variable gain amplifier 32 is coupled to an output of the filter 34b. An input of variable gain amplifier 32 is associated with the output of filter 34b (e.g., a signal in a predetermined channel or frequency), such as the input of variable gain amplifier 32 being equal to the output of filter 34b. The variable gain amplifier 32 can amplify the input of the variable gain amplifier 32 (eg, a signal in a predetermined channel or frequency output by the filter 34b) according to a gain to generate an output (such as A or B as shown in FIG. 3B). ). Additionally, the output of variable gain amplifier 32 can be a differential output.

第4A圖、第4B圖與第4C圖繪示光接收器2的三種態樣;這三種態樣僅用於舉例而非限定本發明的範疇。請參閱第4A圖所示,光接收器2可以包括一個光接收元件36以及兩個電感元件38a、38b。光接收元件36具有藉由接收光線或光訊號來產生電訊號的功能。以下將以光二極體(photo diode)作為光接收元件36的範例進行說明。然而,除了光二極體之外,也可以使用其它適當的元件作為光接收元件36的替代例。光接收元件36的一正極端及一負極端分別耦接至一接地端(Vss)及一電源電壓端(Vdd),電感元件38a耦接於電源電壓端(Vdd)與光接收元件36的負極端之間,電感元件38b耦接於接地端(Vss)與光接收元件36的正極端之間。每一個電感元件38a、38b都可視為一低通濾波器,用以消除雜訊。當光接收元件36 (例如光二極體)接收一光線或一光訊號時,光接收元件36會產生一電訊號(即上述的第二訊號),並傳輸至轉阻放大器6;轉阻放大器6可將光接收元件36所產生的電訊號轉換成一電壓差值,並根據此電壓差值產生一輸出訊號(即上述的訊號S2)。在這個範例中,光接收元件36為差動輸出至轉阻放大器6,也就是轉阻放大器6可以分別耦接光接收元件36的正極端及負極端。4A, 4B, and 4C illustrate three aspects of the optical receiver 2; these three aspects are for illustrative purposes only and are not intended to limit the scope of the invention. Referring to FIG. 4A, the optical receiver 2 can include a light receiving element 36 and two inductive elements 38a, 38b. The light receiving element 36 has a function of generating an electric signal by receiving light or an optical signal. Hereinafter, a photo diode will be described as an example of the light receiving element 36. However, in addition to the photodiode, other suitable components may be used as an alternative to the light receiving component 36. A positive terminal and a negative terminal of the light receiving component 36 are respectively coupled to a ground terminal (Vss) and a power voltage terminal (Vdd), and the inductor component 38a is coupled to the power voltage terminal (Vdd) and the negative of the light receiving component 36. Between the extremes, the inductive component 38b is coupled between the ground terminal (Vss) and the positive terminal of the light receiving component 36. Each of the inductive components 38a, 38b can be considered a low pass filter to eliminate noise. When the light receiving component 36 (for example, the photodiode) receives a light or an optical signal, the light receiving component 36 generates an electrical signal (ie, the second signal described above) and transmits the signal to the transimpedance amplifier 6; the transimpedance amplifier 6 The electrical signal generated by the light receiving element 36 can be converted into a voltage difference value, and an output signal (ie, the above-mentioned signal S2) is generated according to the voltage difference. In this example, the light receiving element 36 is a differential output to the transimpedance amplifier 6, that is, the transimpedance amplifier 6 can be coupled to the positive and negative terminals of the light receiving element 36, respectively.

光接收器2除了可以是差動輸出至轉阻放大器6之外,也可以是單端輸出至轉阻放大器6,如第4B圖和第4C圖所示。請參閱第4B圖所示,光接收器2可以包括一個光接收元件36(例如一光二極體)以及一個電感元件38;光接收元件36的一正極端及一負極端分別耦接至一接地端(Vss)及一電源電壓端(Vdd),電感元件38耦接於電源電壓端(Vdd)與光接收元件36的負極端之間。在第4B圖中,光接收器2的一輸出端40位在光接收元件36的負極端與電感元件38之間;轉阻放大器6可以耦接光接收器2的輸出端40,以接收光接收元件36所產生的電訊號(即上述的第二訊號)。請參閱第4C圖所示,光接收器2可以包括一個光接收元件36(例如一光二極體)以及一個電感元件38;光接收元件36的一正極端及一負極端分別耦接至一接地端(Vss)及一電源電壓端(Vdd),電感元件38耦接於接地端(Vss)與光接收元件36的正極端之間。在第4C圖中,光接收器2的一輸出端40位在光接收元件36的正極端與電感元件38之間;轉阻放大器6可以耦接光接收器2的輸出端40,以接收光接收元件36所產生的電訊號(即上述的第二訊號)。The optical receiver 2 may be a single-ended output to the transimpedance amplifier 6 in addition to the differential output to the transimpedance amplifier 6, as shown in FIGS. 4B and 4C. Referring to FIG. 4B, the optical receiver 2 can include a light receiving component 36 (eg, a photodiode) and an inductive component 38. A positive terminal and a negative terminal of the light receiving component 36 are respectively coupled to a ground. The terminal (Vss) and a power supply voltage terminal (Vdd) are coupled between the power supply voltage terminal (Vdd) and the negative terminal of the light receiving component 36. In FIG. 4B, an output 40 of the optical receiver 2 is located between the negative terminal of the light receiving element 36 and the inductive component 38; the transimpedance amplifier 6 can be coupled to the output 40 of the optical receiver 2 to receive light. The electrical signal generated by the component 36 (ie, the second signal described above) is received. Referring to FIG. 4C, the optical receiver 2 can include a light receiving component 36 (eg, a photodiode) and an inductive component 38. A positive terminal and a negative terminal of the light receiving component 36 are respectively coupled to a ground. The terminal (Vss) and a power supply voltage terminal (Vdd), the inductive component 38 is coupled between the ground terminal (Vss) and the positive terminal of the light receiving component 36. In FIG. 4C, an output terminal 40 of the optical receiver 2 is located between the positive terminal of the light receiving element 36 and the inductive component 38; the transimpedance amplifier 6 can be coupled to the output terminal 40 of the optical receiver 2 to receive light. The electrical signal generated by the component 36 (ie, the second signal described above) is received.

在本發明中,訊號處理裝置1可以只接收上述的第一訊號,例如電纜所傳輸的混和電視信號。在訊號處理裝置1只接收第一訊號的情形下,第一訊號會被低雜訊放大器4放大並輸出到多工器或矩陣開關8,然後經由多工器或矩陣開關8將放大後的第一訊號(即上述的訊號S1)傳輸到降頻轉換器12或14,最後再經由降頻轉換器12或14從放大後的第一訊號中選擇一預定通道或頻率所攜帶的訊號。或者,在訊號處理裝置1只接收第一訊號的情形下,第一訊號會被低雜訊放大器4放大並傳輸到多工器或矩陣開關8,然後經由多工器或矩陣開關8將放大後的第一訊號同時傳輸到降頻轉換器12與14(也就是多工器或矩陣開關8同時輸出放大後的第一訊號至降頻轉換器12與14),最後再經由降頻轉換器12與14選擇一預定通道或頻率所攜帶的訊號。In the present invention, the signal processing device 1 can receive only the first signal described above, such as a mixed television signal transmitted by a cable. In the case where the signal processing device 1 receives only the first signal, the first signal is amplified by the low noise amplifier 4 and output to the multiplexer or matrix switch 8, and then amplified by the multiplexer or matrix switch 8. A signal (ie, the signal S1 described above) is transmitted to the down converter 12 or 14, and finally a signal carried by a predetermined channel or frequency is selected from the amplified first signal via the down converter 12 or 14. Alternatively, in the case where the signal processing device 1 receives only the first signal, the first signal is amplified by the low noise amplifier 4 and transmitted to the multiplexer or matrix switch 8, and then amplified by the multiplexer or matrix switch 8. The first signal is simultaneously transmitted to the down converters 12 and 14 (that is, the multiplexer or matrix switch 8 simultaneously outputs the amplified first signal to the down converters 12 and 14), and finally to the down converter 12 And 14 select a signal carried by a predetermined channel or frequency.

另外,訊號處理裝置1也可以只接收上述的第二訊號,例如光接收器2所產生的信號。在訊號處理裝置1只接收第二訊號的情形下,第二訊號會被轉阻放大器6放大並輸出到多工器或矩陣開關8,然後經由多工器或矩陣開關8將放大後的第二訊號(即上述的訊號S2)傳輸到降頻轉換器12或14,最後再經由降頻轉換器12或14從放大後的第二訊號中選擇一預定通道或頻率所攜帶的訊號。或者,在訊號處理裝置1只接收第二訊號的情形下,第二訊號會被轉阻放大器6放大並輸出到多工器或矩陣開關8,然後經由多工器或矩陣開關8將放大後的第二訊號同時傳輸到降頻轉換器12與14(也就是多工器或矩陣開關8同時輸出放大後的第二訊號至降頻轉換器12與14),最後再經由降頻轉換器12與14選擇一預定通道或頻率所攜帶的訊號。In addition, the signal processing device 1 may also receive only the second signal described above, such as the signal generated by the optical receiver 2. In the case where the signal processing device 1 receives only the second signal, the second signal is amplified by the transimpedance amplifier 6 and output to the multiplexer or matrix switch 8, and then the second amplified by the multiplexer or matrix switch 8. The signal (ie, the signal S2 described above) is transmitted to the down converter 12 or 14, and finally the signal carried by the predetermined channel or frequency is selected from the amplified second signal via the down converter 12 or 14. Alternatively, in the case where the signal processing device 1 receives only the second signal, the second signal is amplified by the transimpedance amplifier 6 and output to the multiplexer or matrix switch 8, and then amplified by the multiplexer or matrix switch 8. The second signal is simultaneously transmitted to the down converters 12 and 14 (that is, the multiplexer or matrix switch 8 simultaneously outputs the amplified second signal to the down converters 12 and 14), and finally via the down converter 12 14 Select a signal carried by a predetermined channel or frequency.

除了只接收第一或第二訊號的情形之外,訊號處理裝置1也可以同時接收上述的第一與第二訊號。在訊號處理裝置1同時接收第一與第二訊號的情形下,第一訊號與第二訊號會分別被低雜訊放大器4與轉阻放大器6放大並輸出到多工器或矩陣開關8,然後經由多工器或矩陣開關8將放大後的第一與第二訊號分別傳輸到降頻轉換器12與14,最後再經由降頻轉換器12或14從放大後的第一或第二訊號中選擇一預定通道或頻率所攜帶的訊號。In addition to the case where only the first or second signal is received, the signal processing device 1 can simultaneously receive the first and second signals described above. In the case that the signal processing device 1 simultaneously receives the first and second signals, the first signal and the second signal are respectively amplified by the low noise amplifier 4 and the transimpedance amplifier 6 and output to the multiplexer or matrix switch 8, and then The amplified first and second signals are respectively transmitted to the down converters 12 and 14 via the multiplexer or matrix switch 8, and finally from the amplified first or second signals via the down converter 12 or 14. Select a signal carried by a predetermined channel or frequency.

本發明可以將低雜訊放大器4、轉阻放大器6、多工器或矩陣開關8以及降頻轉換模組10整合在一晶片(chip)上,使其可模組化設計這些電路,以避免匹配不佳的情況產生,進而使電路設計難度及成本降低。另外,將這些電路整合在一晶片上可降低生產成本及縮小裝置的體積。The invention can integrate the low noise amplifier 4, the transimpedance amplifier 6, the multiplexer or matrix switch 8 and the down conversion module 10 on a chip, so that the circuit can be modularly designed to avoid Poorly matched conditions result in reduced circuit design and cost. In addition, the integration of these circuits on a wafer reduces production costs and reduces the size of the device.

以上所述係藉由實施例說明本發明之特點,其目的在使熟習該技術者能暸解本發明之內容並據以實施,而非限定本發明之專利範圍,故,凡其他未脫離本發明所揭示之精神所完成之等效修飾或修改,仍應包含在以下所述之申請專利範圍中。The above description of the embodiments of the present invention is intended to be understood by those skilled in the art, and the invention may be practiced without departing from the scope of the invention. Equivalent modifications or modifications made by the spirit of the invention should still be included in the scope of the claims described below.

1‧‧‧訊號處理裝置
2‧‧‧光接收器
4‧‧‧低雜訊放大器
4a‧‧‧輸入端
4b‧‧‧輸出端
6‧‧‧轉阻放大器
6a‧‧‧輸入端
6b‧‧‧輸出端
8‧‧‧多工器或矩陣開關
8a‧‧‧第一輸入端
8b‧‧‧第二輸入端
8c‧‧‧第一輸出端
8d‧‧‧第二輸出端
10‧‧‧降頻轉換模組
12‧‧‧第一降頻轉換器
12a‧‧‧輸入端
14‧‧‧第二降頻轉換器
14a‧‧‧輸入端
16‧‧‧第一開關
16a‧‧‧輸入端
16b‧‧‧輸出端
18‧‧‧第二開關
18a‧‧‧輸入端
18b‧‧‧輸出端
20‧‧‧第三開關
20a‧‧‧輸入端
20b‧‧‧輸出端
22‧‧‧第四開關
22a‧‧‧輸入端
22b‧‧‧輸出端
24‧‧‧頻率合成器
24a‧‧‧本地振盪器
24b‧‧‧鎖相迴路
26‧‧‧同相正交產生器
28a‧‧‧混波器
28b‧‧‧混波器
30a‧‧‧可變增益放大器
30b‧‧‧可變增益放大器
32‧‧‧可變增益放大器
34a‧‧‧濾波器
34b‧‧‧濾波器
36‧‧‧光接收元件
38‧‧‧電感元件
38a‧‧‧電感元件
38b‧‧‧電感元件
40‧‧‧輸出端
S1‧‧‧輸出訊號
S2‧‧‧輸出訊號
A‧‧‧輸出
B‧‧‧輸出
1‧‧‧Signal Processing Unit
2‧‧‧Light Receiver
4‧‧‧Low noise amplifier
4a‧‧‧ input
4b‧‧‧output
6‧‧‧Transistor amplifier
6a‧‧‧ input
6b‧‧‧output
8‧‧‧Multiplexer or matrix switch
8a‧‧‧ first input
8b‧‧‧second input
8c‧‧‧ first output
8d‧‧‧second output
10‧‧‧ Down Conversion Module
12‧‧‧First down converter
12a‧‧‧ input
14‧‧‧Second down converter
14a‧‧‧ input
16‧‧‧First switch
16a‧‧‧ input
16b‧‧‧output
18‧‧‧second switch
18a‧‧‧ input
18b‧‧‧output
20‧‧‧third switch
20a‧‧‧ input
20b‧‧‧output
22‧‧‧fourth switch
22a‧‧‧ input
22b‧‧‧output
24‧‧‧ frequency synthesizer
24a‧‧‧Local Oscillator
24b‧‧‧ phase-locked loop
26‧‧‧In-phase orthogonal generator
28a‧‧‧Mixer
28b‧‧‧Mixer
30a‧‧‧Variable Gain Amplifier
30b‧‧‧Variable Gain Amplifier
32‧‧‧Variable Gain Amplifier
34a‧‧‧Filter
34b‧‧‧Filter
36‧‧‧Light receiving components
38‧‧‧Inductive components
38a‧‧‧Inductance components
38b‧‧‧Inductive components
40‧‧‧output
S1‧‧‧ output signal
S2‧‧‧ output signal
A‧‧‧ output
B‧‧‧ output

第1圖為本發明之一訊號處理裝置的示意圖。 第2圖為本發明之一多工器或矩陣開關的電路示意圖。 第3A圖為本發明之一降頻轉換模組的電路示意圖。 第3B圖為本發明之一降頻轉換模組的電路示意圖。 第4A圖為本發明之一光二極體偏壓電路(photo diode bias network)的示意圖。 第4B圖為本發明之一光二極體偏壓電路的示意圖。 第4C圖為本發明之一光二極體偏壓電路的示意圖。Figure 1 is a schematic diagram of a signal processing device of the present invention. Figure 2 is a circuit diagram of a multiplexer or matrix switch of the present invention. FIG. 3A is a circuit diagram of a down conversion module of the present invention. FIG. 3B is a circuit diagram of a down conversion module of the present invention. 4A is a schematic diagram of a photo diode bias network of the present invention. 4B is a schematic view of a photodiode biasing circuit of the present invention. 4C is a schematic view of a photodiode biasing circuit of the present invention.

雖然在圖式中已描繪某些實施例,但熟習此項技術者應瞭解,所描繪之實施例為說明性的,且可在本發明之範疇內構想並實施彼等所示實施例之變化以及本文所述之其他實施例。While certain embodiments have been illustrated in the drawings, the embodiments of the invention And other embodiments described herein.

1‧‧‧訊號處理裝置 1‧‧‧Signal Processing Unit

2‧‧‧光接收器 2‧‧‧Light Receiver

4‧‧‧低雜訊放大器 4‧‧‧Low noise amplifier

4a‧‧‧輸入端 4a‧‧‧ input

4b‧‧‧輸出端 4b‧‧‧output

6‧‧‧轉阻放大器 6‧‧‧Transistor amplifier

6a‧‧‧輸入端 6a‧‧‧ input

6b‧‧‧輸出端 6b‧‧‧output

8‧‧‧多工器或矩陣開關 8‧‧‧Multiplexer or matrix switch

8a‧‧‧第一輸入端 8a‧‧‧ first input

8b‧‧‧第二輸入端 8b‧‧‧second input

8c‧‧‧第一輸出端 8c‧‧‧ first output

8d‧‧‧第二輸出端 8d‧‧‧second output

10‧‧‧降頻轉換模組 10‧‧‧ Down Conversion Module

12‧‧‧第一降頻轉換器 12‧‧‧First down converter

12a‧‧‧輸入端 12a‧‧‧ input

14‧‧‧第二降頻轉換器 14‧‧‧Second down converter

14a‧‧‧輸入端 14a‧‧‧ input

A‧‧‧輸出 A‧‧‧ output

B‧‧‧輸出 B‧‧‧ output

Claims (12)

一種訊號處理裝置,包括: 一低雜訊放大器; 一轉阻放大器; 一第一開關,該第一開關的一輸入與該低雜訊放大器的一輸出有關,該第一開關可呈現一第一導通狀態或一第一關閉狀態,該第一導通狀態可使該第一開關的一輸出與該第一開關的該輸入有關,該第一關閉狀態可使該第一開關的該輸出與該第一開關的該輸入之間呈電性斷路的狀態; 一第二開關,該第二開關的一輸入與該低雜訊放大器的該輸出有關,該第二開關可呈現一第二導通狀態或一第二關閉狀態,該第二導通狀態可使該第二開關的一輸出與該第二開關的該輸入有關,該第二關閉狀態可使該第二開關的該輸出與該第二開關的該輸入之間呈電性斷路的狀態; 一第三開關,該第三開關的一輸入與該轉阻放大器的一輸出有關,該第三開關可呈現一第三導通狀態或一第三關閉狀態,該第三導通狀態可使該第三開關的一輸出與該第三開關的該輸入有關,該第三關閉狀態可使該第三開關的該輸出與該第三開關的該輸入之間呈電性斷路的狀態; 一第四開關,該第四開關的一輸入與該轉阻放大器的該輸出有關,該第四開關可呈現一第四導通狀態或一第四關閉狀態,該第四導通狀態可使該第四開關的一輸出與該第四開關的該輸入有關,該第四關閉狀態可使該第四開關的該輸出與該第四開關的該輸入之間呈電性斷路的狀態; 一第一降頻轉換器,包括一第一混波器以及一第一頻率合成器,其中該第一混波器的一第一輸入與該第二開關的該輸出或該第四開關的該輸出有關,該第一混波器的一第二輸入與該第一頻率合成器之一輸出的頻率有關,該第一混波器適於對該第一混波器的該第一輸入與該第一混波器的該第二輸入進行混波,以產生一輸出;以及 一第二降頻轉換器,包括一第二混波器以及一第二頻率合成器,其中該第二混波器的一第一輸入與該第一開關的該輸出或該第三開關的該輸出有關,該第二混波器的一第二輸入與該第二頻率合成器之一輸出的頻率有關,該第二混波器適於對該第二混波器的該第一輸入與該第二混波器的該第二輸入進行混波,以產生一輸出。A signal processing device includes: a low noise amplifier; a transimpedance amplifier; a first switch, an input of the first switch is related to an output of the low noise amplifier, and the first switch can present a first An on state or a first off state, the first on state may be related to an output of the first switch being related to the input of the first switch, the first off state enabling the output of the first switch to be the same a state of being electrically disconnected between the inputs of a switch; a second switch, an input of the second switch being related to the output of the low noise amplifier, the second switch being capable of exhibiting a second conductive state or a a second off state, wherein the second switch can cause an output of the second switch to be related to the input of the second switch, the second off state to enable the output of the second switch and the second switch a state of being electrically disconnected between the inputs; a third switch, an input of the third switch being related to an output of the transimpedance amplifier, the third switch being capable of exhibiting a third conductive state or a third closed state The third The pass state may cause an output of the third switch to be associated with the input of the third switch, the third closed state electrically disconnecting the output of the third switch from the input of the third switch a fourth switch, an input of the fourth switch is related to the output of the transimpedance amplifier, and the fourth switch can assume a fourth conductive state or a fourth closed state, and the fourth conductive state can An output of the fourth switch is related to the input of the fourth switch, and the fourth closed state is capable of electrically disconnecting between the output of the fourth switch and the input of the fourth switch; The down converter includes a first mixer and a first frequency synthesizer, wherein a first input of the first mixer is related to the output of the second switch or the output of the fourth switch, a second input of the first mixer is related to a frequency output by one of the first frequency synthesizers, the first mixer being adapted to mix the first input of the first mixer with the first The second input of the waver is mixed to produce an output; a second down converter comprising a second mixer and a second frequency synthesizer, wherein a first input of the second mixer and the output of the first switch or the third switch Outputting, a second input of the second mixer is related to a frequency output by one of the second frequency synthesizers, the second mixer being adapted to the first input of the second mixer The second input of the second mixer is mixed to produce an output. 如申請專利範圍第1項所述之訊號處理裝置,其中該低雜訊放大器、該轉阻放大器、該第一降頻轉換器、該第二降頻轉換器、該第一開關、該第二開關、該第三開關以及該第四開關為單一半導體晶片上之積體電路。The signal processing device of claim 1, wherein the low noise amplifier, the transimpedance amplifier, the first down converter, the second down converter, the first switch, the second The switch, the third switch, and the fourth switch are integrated circuits on a single semiconductor wafer. 如申請專利範圍第1項所述之訊號處理裝置,其中該第一降頻轉換器更包括一第一同相正交(I/Q)產生器,該第一同相正交產生器適於根據該第一頻率合成器之該輸出的頻率產生一第一輸出,該第一混波器的該第二輸入與該第一同相正交產生器的該第一輸出有關,該第二降頻轉換器更包括一第二同相正交產生器,該第二同相正交產生器適於根據該第二頻率合成器之該輸出的頻率產生一第一輸出,該第二混波器的該第二輸入與該第二同相正交產生器的該第一輸出有關。The signal processing device of claim 1, wherein the first down converter further comprises a first in-phase quadrature (I/Q) generator, the first in-phase orthogonal generator is adapted to Generating a first output according to a frequency of the output of the first frequency synthesizer, the second input of the first mixer being related to the first output of the first in-phase orthogonal generator, the second drop The frequency converter further includes a second non-inverting quadrature generator, wherein the second in-phase quadrature generator is adapted to generate a first output according to a frequency of the output of the second frequency synthesizer, the second mixer The second input is associated with the first output of the second in-phase quadrature generator. 如申請專利範圍第3項所述之訊號處理裝置,其中該第一降頻轉換器更包括一第三混波器,該第三混波器的一第一輸入與該第一混波器的該第一輸入相同,該第一同相正交產生器適於根據該第一頻率合成器之該輸出的頻率產生一第二輸出,該第一同相正交產生器的該第一輸出與該第二輸出具有相同頻率但具90度相位差,該第三混波器的一第二輸入與該第一同相正交產生器的該第二輸出有關,該第二降頻轉換器更包括一第四混波器,該第四混波器的一第一輸入與該第二混波器的該第一輸入相同,該第二同相正交產生器適於根據該第二頻率合成器之該輸出的頻率產生一第二輸出,該第二同相正交產生器的該第一輸出與該第二輸出具有相同頻率但具90度相位差,該第四混波器的一第二輸入與該第二同相正交產生器的該第二輸出有關。The signal processing device of claim 3, wherein the first down converter further comprises a third mixer, a first input of the third mixer and the first mixer The first input is identical, the first in-phase orthogonal generator is adapted to generate a second output according to a frequency of the output of the first frequency synthesizer, the first output of the first in-phase orthogonal generator The second output has the same frequency but a 90 degree phase difference, and a second input of the third mixer is associated with the second output of the first in-phase quadrature generator, the second down converter is further A fourth mixer is included, a first input of the fourth mixer is the same as the first input of the second mixer, and the second in-phase orthogonal generator is adapted to be based on the second frequency synthesizer The output frequency produces a second output, the first output of the second in-phase quadrature generator has the same frequency as the second output but has a phase difference of 90 degrees, and a second input of the fourth mixer Associated with the second output of the second in-phase quadrature generator. 如申請專利範圍第1項所述之訊號處理裝置,其中該第一頻率合成器包括一第一本地振盪器以及一第一鎖相迴路,該第一本地振盪器適於根據該第一鎖相迴路之一輸出的頻率產生具有週期性的一輸出,該第一混波器的該第二輸入與該第一本地振盪器之該輸出的頻率有關,該第二頻率合成器包括一第二本地振盪器以及一第二鎖相迴路,該第二本地振盪器適於根據該第二鎖相迴路之一輸出的頻率產生具有週期性的一輸出,該第二混波器的該第二輸入與該第二本地振盪器之該輸出的頻率有關。The signal processing device of claim 1, wherein the first frequency synthesizer comprises a first local oscillator and a first phase locked loop, the first local oscillator being adapted to be based on the first phase lock The frequency of one of the outputs of the loop produces an output having a periodicity, the second input of the first mixer being related to the frequency of the output of the first local oscillator, the second frequency synthesizer comprising a second local An oscillator and a second phase locked loop, the second local oscillator being adapted to generate an output having a periodicity according to a frequency output by one of the second phase locked loops, the second input of the second mixer The frequency of the output of the second local oscillator is related. 如申請專利範圍第1項所述之訊號處理裝置,其中該第一降頻轉換器更包括一第一通道選擇濾波器,該第一通道選擇濾波器之一輸入與該第一混波器之該輸出有關,且該第一通道選擇濾波器適於過濾該第一通道選擇濾波器之該輸入以產生一輸出,該第二降頻轉換器更包括一第二通道選擇濾波器,該第二通道選擇濾波器之一輸入與該第二混波器之該輸出有關,且該第二通道選擇濾波器適於過濾該第二通道選擇濾波器之該輸入以產生一輸出。The signal processing device of claim 1, wherein the first down converter further comprises a first channel selection filter, and one of the first channel selection filters is input to the first mixer. The output is related to, and the first channel selection filter is adapted to filter the input of the first channel selection filter to generate an output, and the second down converter further comprises a second channel selection filter, the second One of the channel selection filters is associated with the output of the second mixer, and the second channel selection filter is adapted to filter the input of the second channel selection filter to produce an output. 如申請專利範圍第1項所述之訊號處理裝置,其中該第一降頻轉換器更包括一第一通道選擇濾波器、一第一可變增益放大器以及一第二可變增益放大器,該第一可變增益放大器的一輸入與該第一混波器的該輸出有關,該第一可變增益放大器適於根據一第一增益放大該第一可變增益放大器的該輸入以產生一輸出,該第一通道選擇濾波器之一輸入與該第一可變增益放大器之該輸出有關,該第一通道選擇濾波器適於過濾該第一通道選擇濾波器之該輸入以產生一輸出,該第二可變增益放大器的一輸入與該第一通道選擇濾波器的該輸出有關,該第二可變增益放大器適於根據一第二增益放大該第二可變增益放大器的該輸入以產生一輸出,該第二降頻轉換器更包括一第二通道選擇濾波器、一第三可變增益放大器以及一第四可變增益放大器,該第三可變增益放大器的一輸入與該第二混波器的該輸出有關,該第三可變增益放大器適於根據一第三增益放大該第三可變增益放大器的該輸入以產生一輸出,該第二通道選擇濾波器之一輸入與該第三可變增益放大器之該輸出有關,該第二通道選擇濾波器適於過濾該第二通道選擇濾波器之該輸入以產生一輸出,該第四可變增益放大器的一輸入與該第二通道選擇濾波器的該輸出有關,該第四可變增益放大器適於根據一第四增益放大該第四可變增益放大器的該輸入以產生一輸出。The signal processing device of claim 1, wherein the first down converter further includes a first channel selection filter, a first variable gain amplifier, and a second variable gain amplifier. An input of a variable gain amplifier is associated with the output of the first mixer, the first variable gain amplifier being adapted to amplify the input of the first variable gain amplifier to generate an output according to a first gain, One of the first channel selection filters is associated with the output of the first variable gain amplifier, the first channel selection filter being adapted to filter the input of the first channel selection filter to produce an output, the An input of the second variable gain amplifier is associated with the output of the first channel selection filter, the second variable gain amplifier being adapted to amplify the input of the second variable gain amplifier to generate an output according to a second gain The second down converter further includes a second channel selection filter, a third variable gain amplifier, and a fourth variable gain amplifier, the third variable gain amplifier An input is associated with the output of the second mixer, the third variable gain amplifier being adapted to amplify the input of the third variable gain amplifier to generate an output according to a third gain, the second channel selective filtering One of the inputs is associated with the output of the third variable gain amplifier, the second channel selection filter is adapted to filter the input of the second channel selection filter to produce an output, the fourth variable gain amplifier An input is associated with the output of the second channel select filter, the fourth variable gain amplifier being adapted to amplify the input of the fourth variable gain amplifier to generate an output in accordance with a fourth gain. 如申請專利範圍第1項所述之訊號處理裝置,其中該轉阻放大器用以接收一差動輸入。The signal processing device of claim 1, wherein the transimpedance amplifier is configured to receive a differential input. 如申請專利範圍第1項所述之訊號處理裝置,其中該低雜訊放大器用以接收一第一輸入,該第一輸入與一同軸電纜所傳輸的一第一訊號有關,該轉阻放大器用以接收一第二輸入,該第二輸入與一光接受器所產生的一第二訊號有關。The signal processing device of claim 1, wherein the low noise amplifier is configured to receive a first input, and the first input is related to a first signal transmitted by a coaxial cable, and the transimpedance amplifier is used. Receiving a second input, the second input is related to a second signal generated by a light receiver. 如申請專利範圍第1項所述之訊號處理裝置, 其係設置於電視機或機上盒上。The signal processing device of claim 1, wherein the signal processing device is disposed on a television set or a set top box. 如申請專利範圍第1項所述之訊號處理裝置,其中該第一開關的該輸入為一差動輸入,該第一開關的該輸出為一差動輸出,該第二開關的該輸入為一差動輸入,該第二開關的該輸出為一差動輸出,該第三開關的該輸入為一差動輸入,該第三開關的該輸出為一差動輸出,該第四開關的該輸入為一差動輸入,該第四開關的該輸出為一差動輸出。The signal processing device of claim 1, wherein the input of the first switch is a differential input, the output of the first switch is a differential output, and the input of the second switch is a a differential input, the output of the second switch is a differential output, the input of the third switch is a differential input, the output of the third switch is a differential output, and the input of the fourth switch For a differential input, the output of the fourth switch is a differential output. 如申請專利範圍第1項所述之訊號處理裝置,其中該第一開關的該輸入為一單端輸入,該第一開關的該輸出為一單端輸出,該第二開關的該輸入為一單端輸入,該第二開關的該輸出為一單端輸出,該第三開關的該輸入為一單端輸入,該第三開關的該輸出為一單端輸出,該第四開關的該輸入為一單端輸入,該第四開關的該輸出為一單端輸出。The signal processing device of claim 1, wherein the input of the first switch is a single-ended input, the output of the first switch is a single-ended output, and the input of the second switch is a Single-ended input, the output of the second switch is a single-ended output, the input of the third switch is a single-ended input, the output of the third switch is a single-ended output, the input of the fourth switch For a single-ended input, the output of the fourth switch is a single-ended output.
TW105115880A 2016-05-20 2016-05-20 A signal processing device TWI578791B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW105115880A TWI578791B (en) 2016-05-20 2016-05-20 A signal processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW105115880A TWI578791B (en) 2016-05-20 2016-05-20 A signal processing device

Publications (2)

Publication Number Publication Date
TWI578791B true TWI578791B (en) 2017-04-11
TW201742441A TW201742441A (en) 2017-12-01

Family

ID=59240878

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105115880A TWI578791B (en) 2016-05-20 2016-05-20 A signal processing device

Country Status (1)

Country Link
TW (1) TWI578791B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100296612A1 (en) * 2009-05-21 2010-11-25 Kabushiki Kaisha Toshiba Automatic gain control circuit and receiver circuit
WO2011020399A1 (en) * 2009-08-18 2011-02-24 上海华测导航技术有限公司 Radio frequency circuit structure for realizing function of converting dual-frequency global positioning system (gps) satellite signal into baseband signal
TW201203879A (en) * 2010-05-21 2012-01-16 Mediatek Singapore Pte Ltd Wireless communication receiver and wireless communication method
TW201349737A (en) * 2012-05-31 2013-12-01 Chao-Lieh Chen Radio frequency signal processing device and method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100296612A1 (en) * 2009-05-21 2010-11-25 Kabushiki Kaisha Toshiba Automatic gain control circuit and receiver circuit
WO2011020399A1 (en) * 2009-08-18 2011-02-24 上海华测导航技术有限公司 Radio frequency circuit structure for realizing function of converting dual-frequency global positioning system (gps) satellite signal into baseband signal
TW201203879A (en) * 2010-05-21 2012-01-16 Mediatek Singapore Pte Ltd Wireless communication receiver and wireless communication method
TW201349737A (en) * 2012-05-31 2013-12-01 Chao-Lieh Chen Radio frequency signal processing device and method thereof

Also Published As

Publication number Publication date
TW201742441A (en) 2017-12-01

Similar Documents

Publication Publication Date Title
US7127217B2 (en) On-chip calibration signal generation for tunable filters for RF communications and associated methods
JP7324233B2 (en) Wideband Low Noise Amplifier (LNA) with Reconfigurable Bandwidth for mmWave 5G Communication
US7705682B2 (en) Inductor sharing in radio frequency communications
US20070111661A1 (en) Integrated Crosspoint Switch with Band Translation
US7764942B2 (en) Tuning circuitry utilizing frequency translation of an impedance from a fixed-filter frequency response
WO2007026572A1 (en) Low noise amplifier circuit and receiving system
WO2018054152A1 (en) Down-conversion device
US8543073B2 (en) Method and system for loop through for multi-band TV tuners and set-top box and/or TV set applications
CN103780885B (en) KU wave band dual polarization dual output tuner
US8948714B2 (en) Low noise converter of satellite broadcasting receiver
Im et al. A wideband digital TV receiver front-end with noise and distortion cancellation
US7400873B2 (en) Method and system for image rejection by using post mixer I/Q equalization
US8045951B2 (en) Dual-LO mixer and radio
CN100469114C (en) CMOS integrated super-heterodyne television receiver with multiple signal paths
JP4699336B2 (en) Wireless receiver and electronic device
US7511557B2 (en) Quadrature mixer circuit and RF communication semiconductor integrated circuit
TWI578791B (en) A signal processing device
CN101378248A (en) Low noise amplifier and tuner including the same
US20090201428A1 (en) Mixer circuit, semiconductor apparatus including the same, communication device including the same, and electronic device including the same
US20070037515A1 (en) Integrated circuit device and low noise block down converter including same
CN107438168B (en) Signal processing device
US9094634B2 (en) Amplifier for television tuner chip and method therefor
CN101465630A (en) Frequency conversion device, double inversion frequency device, tuner and modulation method thereof
US20090027563A1 (en) Low noise amplifier
US20090102980A1 (en) Tuner