TW414898B - Electronic device and its production - Google Patents

Electronic device and its production Download PDF

Info

Publication number
TW414898B
TW414898B TW087116661A TW87116661A TW414898B TW 414898 B TW414898 B TW 414898B TW 087116661 A TW087116661 A TW 087116661A TW 87116661 A TW87116661 A TW 87116661A TW 414898 B TW414898 B TW 414898B
Authority
TW
Taiwan
Prior art keywords
metal layer
metal
layer
electronic component
paste
Prior art date
Application number
TW087116661A
Other languages
Chinese (zh)
Inventor
Katsuhiko Igarashi
Atsushi Masuda
Tomoko Uchida
Shigeki Sato
Yasumichi Tokuoka
Original Assignee
Tdk Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP28911097A external-priority patent/JP3831497B2/en
Application filed by Tdk Corp filed Critical Tdk Corp
Application granted granted Critical
Publication of TW414898B publication Critical patent/TW414898B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G4/00Fixed capacitors; Processes of their manufacture
    • H01G4/002Details
    • H01G4/018Dielectrics
    • H01G4/06Solid dielectrics
    • H01G4/08Inorganic dielectrics
    • H01G4/12Ceramic dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01CRESISTORS
    • H01C1/00Details
    • H01C1/14Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors
    • H01C1/142Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors the terminals or tapping points being coated on the resistive element
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01CRESISTORS
    • H01C17/00Apparatus or processes specially adapted for manufacturing resistors
    • H01C17/006Apparatus or processes specially adapted for manufacturing resistors adapted for manufacturing resistor chips
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01CRESISTORS
    • H01C7/00Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
    • H01C7/18Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material comprising a plurality of layers stacked between terminals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G4/00Fixed capacitors; Processes of their manufacture
    • H01G4/002Details
    • H01G4/228Terminals
    • H01G4/232Terminals electrically connecting two or more layers of a stacked or rolled capacitor
    • H01G4/2325Terminals electrically connecting two or more layers of a stacked or rolled capacitor characterised by the material of the terminals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G4/00Fixed capacitors; Processes of their manufacture
    • H01G4/40Structural combinations of fixed capacitors with other electric elements, the structure mainly consisting of a capacitor, e.g. RC combinations

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Non-Adjustable Resistors (AREA)

Abstract

The invention provides an electronic device comprising a first metal layer containing a first metal converted into an oxide upon firing in an oxidizing atmosphere and a second metal layer formed by firing of a second metal particle containing a metal that is not oxidized upon firing in an oxidizing atmosphere, with an intermediate oxide layer interleaved between these two metal layers. The intermediate oxide layer contains an oxide of the first metal contained in the first metal layer. Preferably, the second metal particle contained in the second metal layer is dispersed in the intermediate oxide layer. A uniform oxide layer is obtained at a simple step, and the resistance value provided by the oxide layer is easily controllable with high precision. It is thus possible to achieve an electronic device in which the bonding strength of the oxide layer with respect to the other metal-containing layer is improved with an improvement in the bonding strength with respect to lead wires.

Description

414898 A7 Η 7 五、發明説明(1 ) 〔發明所屬技術領域〕 本發明係關於具薄膜構造之電阻體,磁性體,絕緣體 ,半導體要素之電子元件’詳言之爲在金屬層間具氧化物 中間層之電子元件及其製造方法。 〔習知技術3 在金屬層間形成薄且均一之氧化膜之方法,一般使用 習知之濺射等所謂真空薄膜形成技術。但是,以此種方法 在毫米單位以下之極小電子元件之某一限定場所形成氧化 膜時需特別之掩罩,量產生有缺點,同時成本亦高。 訂 又,藉由網版印刷法,轉印法,浸漬法形成展色料中 分散有氧化物之糊的所謂厚膜形成技術,以此種方法形成 均一之次微米級膜厚時有限界。又,形成金屬層,形成氧 化物層,再形成金屬層,工程複雜。因氧化物之組成,燒 結時之環境含有所限定,有時無法得所要氧化物層。 :-部中央標卑局只工消贽合作社印製 又,氧化物層一般具負溫度特性,但在溫度條件變化 之環境下使用之裝置亦具穩定之溫度特性者,或具正溫度 特性之元件等亦被期待。 但是,晶片電阻一般係在鋁等絕緣體上形成電阻體而 得。其形成方法爲,使電阻體糊化,以網版印刷形成,藉 燒結於鋁基板而得。電阻體主要以氧化釕系爲主流,另有 使用氧化錫,氮化鉅等。該電阻體係採用將高電阻之導電 粒子及玻璃及黏合劑混合,糊化,於鋁基板上之特定位置 印刷成特定形狀等而形成,以6 0 0 °C以上高溫燒結於基 本紙張尺度適用中國國家枕準(CNS ) Λ4規枯(210x297公:^: ) Λ 41489b A7 B7 五、發明説明( 2 經滅部中央標卑局li-ϊ工消合竹社印犁 板之方法。 但是,電阻値因燒結溫度容易變化,特別是環境控制 爲必要之燒結之場合,電阻値之變動變大。另外,因包含 多之玻璃成分,形成其他另件時之燒結再度被進行時,玻 璃因其影響而向基板內擴散,電阻値大幅變動。 另外,因含多量之玻璃,對晶片電阻體之端子電極部 電鍍時,有必要在燒結所形成電阻體之上被覆對樹脂等電 鍍之保護膜。其乃因,電鍍造成玻璃等之浸食,電阻値大 幅變動β 又,最近電子機器之電源,多使用開關電源或D C -D C轉換器,該電源使用之電容器爲電源旁通用電容器。 該電源旁通用電容器,係依電源電量或切換頻率,併用之 平滑線圈等電路參數,而使用低容量之積層陶瓷電容器, 及高容量之鋁或鉬電解電容器。但是,電解電容器,雖可 得大容量,作爲電源旁通用(平滑用)電容器有好的一面 ,因大型,低溫特性不佳,有短路之可能。而且,內部阻 抗高,等效串接電阻(E SR)導致之損失隨時發生,伴 隨著發熱,且頻率特性差,平滑性惡化等爲其問題點。又 ,近年來,隨技術革新,伴隨積層陶瓷電容器等介電體或 內部電極之薄層化,積層技'術之進展,積層陶瓷電容器之 靜電容量,亦漸接近電解電容器之靜電容量。因此,以積 層陶瓷電容器取代電解電容器之償試被進行著。 對電子元件用之電容器言,漣波雜訊係表示平滑作用 之重要因素,漣波雜訊可抑制在何種程度,係由電容器之 本紙張尺度適用中國國家榡隼(CNS ) 枯(2]0Χ2<?7,;Μ_;·)414898 A7 Η 7 V. Description of the invention (1) [Technical field to which the invention belongs] The present invention relates to an electronic component having a thin film structure of a resistor, a magnetic body, an insulator, and a semiconductor element. Layered electronic components and methods of making same. [Known Technology 3] A method for forming a thin and uniform oxide film between metal layers is generally a so-called vacuum thin film formation technology such as a conventional sputtering method. However, in this method, a special mask is required to form an oxide film in a limited place of an extremely small electronic component below a millimeter unit, which has disadvantages in terms of quantity and high cost. In addition, the so-called thick film forming technique for forming a paste in which oxides are dispersed in a color developing material by a screen printing method, a transfer method, and a dipping method is used. In this method, there is a limit when a uniform sub-micron film thickness is formed. In addition, forming a metal layer, forming an oxide layer, and forming a metal layer further complicates the process. Due to the composition of the oxide, the environmental content during sintering is limited, and sometimes the desired oxide layer cannot be obtained. : -The Central Bureau of Standards and Industry only prints and prints on cooperatives. The oxide layer generally has negative temperature characteristics, but the device used in environments with changing temperature conditions also has stable temperature characteristics, or those with positive temperature characteristics. Components and the like are also expected. However, chip resistors are generally obtained by forming a resistor on an insulator such as aluminum. The formation method is as follows: the resistor is gelatinized, formed by screen printing, and obtained by sintering on an aluminum substrate. The resistor is mainly ruthenium oxide, and tin oxide and nitride are used. The resistance system is formed by mixing high-resistance conductive particles with glass and adhesive, pasting, printing into a specific shape at a specific position on an aluminum substrate, etc., sintering at a high temperature of more than 600 ° C on a basic paper scale. Applicable to China National Pillow Standard (CNS) Λ4 gauge (210x297): ^ 41489b A7 B7 V. Description of the invention (2 The method of the central government ’s standard bureau of the Ministry of Destruction, Li-masonry, and the bamboo plough board printing method. However, resistance烧结 Because the sintering temperature is easy to change, especially when sintering is necessary for environmental control, the change in resistance 値 becomes large. In addition, because sintering is performed again when other components are formed due to the inclusion of many glass components, the glass is affected by it. It diffuses into the substrate, and the resistance 値 greatly changes. In addition, when a large amount of glass is used to plate the terminal electrode portion of the chip resistor, it is necessary to cover the resistor formed by sintering with a plating film such as resin. The reason is that the resistance of the glass and other materials has greatly changed due to electroplating. Also, recently, power supplies for electronic devices have been using switching power supplies or DC-DC converters. It is a general-purpose capacitor next to the power supply. The general-purpose capacitor next to the power supply uses low-capacity multilayer ceramic capacitors and high-capacity aluminum or molybdenum electrolytic capacitors according to the power supply or switching frequency, and uses smoothing coils and other circuit parameters. However, electrolytic Capacitors, although they have a large capacity, have a good side as general-purpose (smoothing) capacitors next to the power supply. Due to their large size and poor low-temperature characteristics, there is a possibility of short circuits. In addition, the internal resistance is high and the equivalent series resistance (E SR) Losses can occur at any time, accompanied by heat generation, poor frequency characteristics, and deteriorated smoothness, etc. In addition, in recent years, with the technological innovation, with the thinning of dielectrics such as multilayer ceramic capacitors or internal electrodes, multilayers have been laminated. With the advancement of technology, the capacitance of multilayer ceramic capacitors is gradually approaching the capacitance of electrolytic capacitors. Therefore, attempts to replace electrolytic capacitors with multilayer ceramic capacitors are being conducted. For capacitors for electronic components, ripple noise It is an important factor that indicates the smoothing effect. The degree to which ripple noise can be suppressed is determined by the capacitor. The paper size is applicable to China National Cricket (CNS) (2) 0 × 2 <?7,;Μ_; ·)

飞h η -η f> 注 ψ 項 Γ}· 雜 本 TI 裝 訂Flying h η -η f > Note ψ term Γ} · Miscellaneous TI binding

U -5- 414898 Π 7 經部中央桴準局妇工消费合竹社印^ 五 、發明説明 (3 ) I 等 效 串 聯電 阻 ( E S R ) 決 疋 a 此 處 > 健 波 電 壓 以 △ V Γ I I > 流 經 阻抗 線 [7ΕΠ 圈 之 電 流 以 Δ i 等 效 串 聯 電 阻 以 E S R 表 I I I 示 則 I | 先 [V] I I a | △ V r =Δ i X E S R IV 之 4 i il & •1;· j i 降 低E S R 可 抑 制 漣 波 電 壓 0 但 是. 在 電 源 旁 通 電 路 y 1 1 中 使 用E S R 低 之 電 容 器 較 好 使 用 E S R 低 之 積 層 電 本 以裝 容 於 電源 電 路 中: 被嘗試著 0 Ti ·—- 1 1 但 是, D C — D C 轉 換 器 或 開 關 電 源 等 2 次 側 電 路 中 1 1 f 平 滑 電路 之 E S R 對 反 饋 迴 路 之 相 位 特 性 有 大 之 影 響 > I j 特 別 是 產生 E S R 變 爲 極 低 之 問 題 〇 亦 即 使 用 E S R 低 訂 | 之 積 層 陶瓷 電 容 器 作 爲 平 滑 用 電 容 器 時 在 2 次 側 平 滑 電 1 1 路 僅 以 L及 C 成 分 之 等 效 構 成 存 在 電 路 內 之 相 位 成 僅 爲 1 1 .土 9 0 °及 0 〇 相 位 容 許 度 不 存 在 容 易 產 生 振 盪 同 1 樣 現 象 在使 用 3 端 子 穩 壓 器 之 電 源 電 路 時 亦 以 負 載 變 動 之 Xt 1 振 盪 現 象出 現 〇 f I 因 此, 有 人 曾 提 案 提 高 積 層 陶 瓷 電 容 器 之 等 效 串 聯 蕾 1 r 阻 ( E S R ) 之 電 子 元 件 0 例 如 T 專 利 第 2 5 7 8 2 6 4 I i 〇e& 係 於積 層 陶 瓷 電 容 器 之 外 部 電 極 表 面 形 成 金 屬 氧 化 膜 1 I 9 作 爲 電阻 功 能 以 提 筒 E S R 以 該 氧 化 膜 厚 控 制 電 阻値 I Ο 但 是 ,其 製 造 方 法 9 端 子 電 極 之 氧 化 控 制 困 難 > 氧 化 程 1 度 稍 大 時, 電 極 內 部 亦 被 氧 化 > 無 法 達 成 電 容 器 之 功 能 0 1 1 又 j 即 使僅 使 端 子 雷 極 氧 化 » 因 端 子 電 極 被 氧 化 而 產 生 不 1 1 1 本紙張尺度適用中國國家招:準(CNS )八4说彳& ( 2〗0x29*?公祐) 經"'1部中央桴"局另工消t合作社印製 414898 A? __________ ΓΠ _ 五、發明説明(4 ) 良情況。亦即,進行電鑛時,雖形成無電解電鍍被膜’但 此方法中,於電鍍時需以樹脂等被覆以使陶瓷體不被電鍍 。不僅工程複灘,氧化物與電鍍膜(N i膜)間之接著性 降低,在其間產生剝離,無法獲得電子元件之充分之機械 強度。亦即,藉N i電鑛設引線時,該引線容易剝離。 又,例如特開昭5 9-2 2 5 5 0 9號公報之記載, 係於積層陶瓷電容器再積層氧化釘等電阻體糊,同時燒結 以成電阻體。但是,此種元件,直接設端子電極時,等效 電路成爲C/R或(L c ) /R之並聯電路,無法串聯電 路。又,爲得串聯電路,端子電極之形狀變複雜,製程亦 複雜。 〔發明欲解決之課題〕 本發明之目的在於實現,以簡單工程可得均一之氧化 物層,該氧化物層之電阻値之控制容易且高精度,且氧化 物層與其他金屬含有層間之接著強度良好的電子元件之製 造方法,及電子元件。 又,提供一種,電鍍液中沒有電阻體,不因電鍍產生 電阻値之變動,藉與其他元件之組合容易得電阻功能之電 子元件及其製造方法。 又,提供溫度特性爲零或正之電子元件。 又,不需特別燒結條件,製程簡單,成本低,可得 C R或(L c ) / R串聯電路,電阻値控制容易,具引線 之接著強度強之端子電極的電子元件及其製造方法。 本紙張尺度適用中國國家摞準(CNS ) 格(--- (-?1閱洋背而之注&事項"蛸寫本")U -5- 414898 Π 7 Printed by the Women's Workers' Consumption of the Central Bureau of Standards, Ministry of Economic Affairs, Hezhu Press ^ V. Description of the Invention (3) I Equivalent Series Resistance (ESR) Decide a here > II > The current flowing through the impedance line [7EΠ turns is Δ i equivalent series resistance is shown in ESR Table III. I | First [V] II a | △ V r = Δ i XESR IV of 4 i il & • 1 ; Ji Reduce ESR to suppress ripple voltage 0 However. Use of capacitors with low ESR in the power supply bypass circuit y 1 1 is better to use multilayer ESR with low ESR to fit in the power supply circuit: tried 0 Ti · —- 1 1 However, the ESR of the 1 1 f smoothing circuit in secondary-side circuits such as DC-DC converters or switching power supplies has a large effect on the phase characteristics of the feedback loop > I j especially produces ESR changes It is a very low problem. That is, when a multilayer ceramic capacitor with an ESR low order is used as a smoothing capacitor, the smoothing is performed on the secondary side. The circuit is only composed of the equivalent components of the L and C components. The phase in the circuit is only 1. 1. Soil 90 ° and 0 〇 There is no phase tolerance and it is easy to produce the same phenomenon. When using a power supply circuit with a 3-terminal voltage regulator, the oscillation phenomenon Xt 1 occurs with load fluctuations. Therefore, some people have proposed Electronic components that increase the equivalent series resistance of multilayer ceramic capacitors 1 r resistance (ESR) 0 For example, T patent No. 2 5 7 8 2 6 4 I i 〇e & The metal oxide film is formed on the external electrode surface of the multilayer ceramic capacitor 1 I 9 As a resistance function, the ESR is used to control the resistance by the thickness of the oxide film 其 I 〇 However, the method of manufacturing 9 is difficult to control the oxidation of the terminal electrode > When the oxidation process is slightly larger than 1 degree, The inside of the electrode is also oxidized > The function of the capacitor cannot be achieved 0 1 1 and j Even if the terminal electrode is only oxidized »Not generated due to the terminal electrode being oxidized Say 彳 &2; 0x29 *? Gongyou) The "1 Department of the Central Government" printed by 414898 A? __________ ΓΠ _ 5. Description of the invention (4) Good situation. That is, when electroless ore is performed, an electroless plating film is formed ', but in this method, it is necessary to coat the ceramic body with a resin or the like during plating so that the ceramic body is not plated. Not only the engineering complex, but also the adhesion between the oxide and the plating film (Ni film) is reduced, and peeling occurs between them, so that sufficient mechanical strength of the electronic component cannot be obtained. That is, when a lead is provided by Ni electric mine, the lead is easily peeled. Further, for example, Japanese Patent Application Laid-Open No. Sho 5 9-2 2 5 5 0 9 describes that a resistor paste such as an oxide nail and a laminated ceramic capacitor are laminated together and sintered to form a resistor. However, when such a component is provided with terminal electrodes directly, the equivalent circuit becomes a parallel circuit of C / R or (L c) / R, and cannot be connected in series. In addition, in order to obtain a series circuit, the shape of the terminal electrode becomes complicated, and the manufacturing process is also complicated. [Problems to be Solved by the Invention] The object of the present invention is to realize that a uniform oxide layer can be obtained by simple engineering, and the resistance and resistance of the oxide layer can be controlled easily and with high accuracy, and the adhesion between the oxide layer and other metal-containing layers can be achieved. Manufacturing method of electronic component with good strength, and electronic component. In addition, there is provided an electronic component which does not have a resistor in the plating solution and does not cause changes in resistance due to electroplating, and can easily obtain a resistance function by combining it with other components, and a method for manufacturing the same. Furthermore, an electronic component having a temperature characteristic of zero or positive is provided. In addition, no special sintering conditions are required, the manufacturing process is simple, and the cost is low. An electronic component with a C R or (L c) / R series circuit, easy control of resistance, and terminal electrodes with strong bonding strength of the lead, and a method for manufacturing the same can be obtained. This paper size applies to the Chinese National Standards (CNS) standard (--- (-? 1 read foreign notes & matters " 蛸 transcript ")

4l48di A- > A i _ _.____ H7 ______ 五、發明説明(5 ) [解決問題之方法〕 上述目的,由以下(1)〜(38)之構成來達成。 (1 )—種電子元件,係具有:至少含有金屬之第1 金屬層,及燒結金屬粒子形成之第2金屬層;於該2金屬 層間具有氧化物中間層:其特徵爲: 上述第2金屬層含有之金屬粒子之氧化還元平衡曲線 ,係較第1金屬層含有之金屬粒子之氧化還元平衡曲線位 於更上位;_ 上述氧化物中間層係含有第1金屬層含有之金屬之氧 化物。 (2) 如上述(1)之電子元件,其中 上述第1金屬層與第2金屬層係藉由上述氧化物中間 層作電導通; 上述氧化物中間層係作爲電阻體之功能。 (3) 如上述(1 )或(2)之電子元件,其中 上述第1金屬層係含有Fe ,Co ,Cu及Ni中之 經沪部中央梯淖局只工消合作.社印奴 一種或二種以上, 第2金屬層係含有Ag,An,P t ,Pd,Rh ’ I r及Ru中之一或二種以上。 (4) 如上述(1)〜(3)中任一之電子元件,其 中 上述氧化物中間層之氧化物係含有F e 0,α — F e2〇3 ' a — ¥ 02〇3 · F e3〇4 5 CoO * 本纸張尺度適用中國國家標隼(CNS ) ( 210X?97,公〇 414898 Η 7 五、發明説明(6 N i 0中之 C 〇 3 0 4 1 Cu2〇 1 Cu3〇4 ' CuO 種或二種以上。 (5 )如上述(1 )〜(4)中之任一之電子元件 經滴部中央標準局Β工消贽合竹社印製 其中 上 玻璃0( 其中 介 形 電連接 上 上述第 .( 具 ( 上( 中 上( 由燒結 在氧化 進行燒 述第1金屬層,氧化物中間層及第2金屬層係含有 〜2 0 w t %。 6 )如上述(1 ) )中之任一之電子元件 電體層與內部電極交互積層, 成於該積層體端部之端子電極,與上述內部電極係 成電容器, 述端子電極之至少一方係由內部電極側起依序具有 1金屬層,氧化物中間層,及第2金屬層。 7) 如上述(6)之電子元件,其中 有等效電路爲CR或(Lc)R串聯電路, 8) 如上述(6)或(7)之電子元件,其中 述內部電極層爲含有N i 9) 如上述(6)〜(8)中任一之電子元件,其 述端子電極之外側具電鍍層。 1 〇 )—種電子元件,係具有:含有在氧化環境中 而成爲氧化物之第1金屬的第1金屬層;及對含有 環境中即使燒結亦不起氧化之金屬的第2金屬粒子 結而形成之第2金屬層;在該2金屬層間具有氧化 尤m 1{: η 而 之 n -& J.n' 再 浆 η 訂 本紙張尺度適用中國國家摞準(CNS )以圯枯(2!0Χ?97公私) _ 9 414898 A7 in 經¾-部中央標卑局KJt.消费合竹社印製 五 、發明説明 (/ 7 ) '·--- ---- 1 物 中間 層 ; 其特 徵 爲 1 上 述 氧 化 物 中 間 層 係 含 有 第 1 金 屬 層 所 含 有 第 1 金 屬 1 之 氧 化 物 J 且 在 上 述 氧 化 物 中 間 層 中 分 散 有 第 2 金 屬 層 所 ' 1 I 含有之 第 2 金 屬 粒子 0 € 1 | ( 1 1 ) 如 上述 C 1 0 )之電子元件 其中 说 1}'_ 1 -L I 分 散於 上 述 氧 化 物 中 間 層 之 第 2 金 屬 粒 子 9 係 以 金 屬 之 & 1 1. 粒子 之 狀 態 及 / 或 金 屬 粒 .子 間 之 —- 部分 呈 融 合 之 狀 態 存 在 Ψ i i 〇 η $響ι ( 1 2 )‘ 如 上 述 ( 1 0 ) 或 ( 1 1 ) 之 電 子 元 件 其 ___- 1 I 中 1 I 上 述 氧 化 物 中 間 層 係 形 成 有分散 之 第 2 金 屬 粒 子 間 1 1 I 之 —* 部 分 呈 融 合 狀 態 之- 導通路徑 0 1 ΐ 丁 ( 1 3 ) 如 上 述 ( 1 0 ) ( 1 2 ) 中 之 任 —' 之 電 子 1 1 元 件 其 中 1 1 分 散 於 上 述 氧 化 物 中 間 層 之 第 2 金 屬 业丄 子 之 含 有 量 9 1 I 當 觀 察 所 形 成 之 氧 化 物 中 間 層 之 斷 面 而 確 認 之 第 2 金 屬 .i Ι 子 之 於 氧 化 物 之 佔 有 面 積 1 與 氧 化 物 中 間 層 全 體 之 面 積 間 r 之 比 以 分 散 粒 子 之 總· 面積, /氧化物中間層之總頂 ί積 1 X 1 0 0 來 表 示 時 係 爲 2 0 ' -99% = 1 ( 1 4 ) 如 上 述 ( 1 0 ) ( 1 3 ) 中 之 任 — 之 電 子 1 I 元 件 其 中 i I 上 述 第 2 金 屬 層 所 含 有 之 第 2 金 屬 粒 子 > 其 平 均 粒 子 1 I 徑 爲 0 • 0 1 1 0 β m 〇 1 1 ( 1 5 ) 如 上 述 ( 1 0 ) ( 1 4 ) 中 之 任 * 之 電 子 1 1 1 本紙張尺度適用中國國家標车(CNS ) ( 2]0X;?W々私) -1〇- 414898 A7 Ι.Ϊ7五、發明説明(8 ) 元件,其中 上述第1金屬層所含有之第1金屬粒子,其平均粒子 徑爲0·1〜5#m,上述第2金屬層所含有之第2金屬 粒子,其平均粒子徑爲0 . 0 5〜5/zm。 (1 6)如上述(1 〇)〜(1 5)中之任一之電子 元件,其中- 上述第2金屬層所含有第2金屬粒子,係含有A g, P d R h R u I r 及P d中之一或二 IV; m 1Ϊ 而 之 ii-& Ψ m η 础纖 裝 種以上之金屬元素, 第1金屬層係含有上述第2金屬成份以外之金屬,或 該金屬與上述第2金屬成份之合金。 (1 7)如上述(1 0)〜(1 6 )中任一之電子元 件,其中 上述第2金屬層相對於全金屬量,係含有0〜2 0重 量%之玻璃袖。 (1 8)如上述(1 7)之電子元件’其中 上述玻璃釉之軟化點爲3 5 0 °C以上,5 0 0°C以下 〇 (19) 如上述(17)之電子元件,其中 上述玻璃柚之軟化點爲3 0 0 °C以上,3 5 0 °C以下 ,或5 0 ◦ °C以上,1 0 〇 〇 °C以下。 (20) 如上述(10)〜(19)中任一之電子元 件,其中 上述第1金屬層係含有Fe ’ co ’ Cu及Ni中之 本紙張尺度適用中國國家e4M CNS ) ( 210X?97公片4l48di A- > A i _ _.____ H7 ______ V. Description of the invention (5) [Method for solving the problem] The above purpose is achieved by the following constitutions (1) to (38). (1) An electronic component comprising: a first metal layer containing at least a metal; and a second metal layer formed by sintered metal particles; an oxide intermediate layer is provided between the two metal layers: the second metal is characterized in that: The oxidation-reduction equilibrium curve of the metal particles contained in the layer is higher than the oxidation-reduction equilibrium curve of the metal particles contained in the first metal layer; the above-mentioned oxide intermediate layer is an oxide of the metal contained in the first metal layer. (2) The electronic component according to the above (1), wherein the first metal layer and the second metal layer are electrically connected through the oxide intermediate layer; the oxide intermediate layer functions as a resistor. (3) The electronic component as described in (1) or (2) above, in which the first metal layer contains Fe, Co, Cu, and Ni. The Ministry of Economic Affairs of the Central Government Bureau of Shanghai Municipality only cooperates with consumers. Two or more kinds, and the second metal layer contains one or two or more kinds of Ag, An, P t, Pd, Rh ′ I r and Ru. (4) The electronic component according to any one of (1) to (3) above, wherein the oxide of the above oxide intermediate layer contains F e 0, α — F e2〇3 'a — ¥ 02〇3 · F e3 〇4 5 CoO * This paper size applies to China National Standards (CNS) (210X? 97, public 〇414898 Η7) V. Description of the invention (C in 6 N i 0 〇3 0 4 1 Cu2〇1 Cu3〇4 'CuO type or two or more types. (5) The electronic component according to any one of (1) to (4) above is printed by the Central Standards Bureau of the Drip Division, B Engineering, Hezhu, and the upper glass 0 (where the shape is The electrical connection is as described above (上 (上 (中 上) (the first metal layer, the oxide intermediate layer and the second metal layer are sintered and oxidized during oxidation to contain ~ 20 wt%. 6) as described above (1) The electrical component layer of any one of the electronic components and the internal electrode are alternately laminated, and the terminal electrode formed at the end of the laminated body forms a capacitor with the internal electrode. At least one of the terminal electrodes is sequentially provided from the internal electrode side. 1 metal layer, oxide intermediate layer, and second metal layer 7) The electronic component as described in (6) above, wherein the equivalent circuit is CR or (Lc) R The series circuit, 8) The electronic component as described in (6) or (7) above, wherein the internal electrode layer contains N i 9) The electronic component as described in any one of (6) to (8) above, wherein The outer side is provided with a plating layer. 1 0) —An electronic component having a first metal layer containing a first metal that becomes an oxide in an oxidizing environment, and a first metal layer containing a metal that does not oxidize even if sintered in the environment. 2 The second metal layer formed by the formation of 2 metal particles; there is oxidation between the 2 metal layers m 1 {: η and n-& Jn 'repulp η The paper size of the paper is applicable to China National Standards (CNS) to 圯Withered (2! 0 ×? 97 public and private) _ 9 414898 A7 in ¾- printed by the Central Standards Bureau KJt. Consumer Hezhu Co., Ltd. 5. Description of the invention (/ 7) '· --- ---- 1 in the middle It is characterized in that the above-mentioned oxide intermediate layer contains the oxide J of the first metal 1 contained in the first metal layer, and the second metal contained in the '1 I layer is dispersed in the above-mentioned oxide intermediate layer. Particle 0 1 | (1 1) The electronic component as in the above C 1 0) where 1} '_ 1 -LI is the second metal particle dispersed in the above oxide intermediate layer. 9 is based on the metal & 1 1. The state of the particles and / Or metal granules. Between the sub --- there is a partially fused state Ψ ii 〇η $ 响 ι (1 2) 'electronic components as above (1 0) or (1 1) ___- 1 I in 1 I The above-mentioned oxide intermediate layer is formed with dispersed second metal particles 1 1 of I— * partially in a fused state—conduction path 0 1 ΐ D (1 3) as in (1 0) (1 2) above The electron content of any 1 'element 1 1 of which is 1 2 dispersed in the above-mentioned oxide intermediate layer, the content of the second metal industry dumplings 9 1 I The second metal confirmed when the cross section of the formed oxide intermediate layer is observed. i Ι the area occupied by the oxide 1 and the oxide The ratio of r to the total area of the interlayer is expressed as the total area of the dispersed particles, and the total area of the oxide intermediate layer, 1 X 1 0 0, which is 2 0 '-99% = 1 (1 4). Any of the above (1 0) (1 3) —the electron 1 I element where i I is the second metal particle contained in the above second metal layer > its average particle 1 I diameter is 0 • 0 1 1 0 β m 〇1 1 (1 5) As mentioned above (1 0) (1 4) Electronic 1 1 1 This paper size is applicable to China National Standard Car (CNS) (2) 0X;? W々 私) -1〇 -414898 A7 I.Ϊ7 V. Description of the invention (8) Element, wherein the first metal particle contained in the first metal layer has an average particle diameter of 0.1 to 5 # m, and the second metal layer contains the The second metal particles have an average particle diameter of 0.05 to 5 / zm. (16) The electronic device according to any one of (10) to (15) above, wherein-the second metal particles contained in the second metal layer contain Ag, P d R h R u I r And one or two of P d IV; m 1Ϊ and ii- & Ψ m η more than the metal element of the basic fiber, the first metal layer contains a metal other than the above-mentioned second metal component, or the metal and the above-mentioned Alloy of the second metal component. (17) The electronic component according to any one of (10) to (16) above, wherein the second metal layer is a glass sleeve containing 0 to 20% by weight relative to the total metal content. (18) The electronic component according to the above (17), wherein the softening point of the above-mentioned glass glaze is above 350 ° C and below 500 ° C. (19) The electronic component according to (17) above, wherein The softening point of glass grapefruit is above 300 ° C, below 350 ° C, or above 50 ° C, below 100 ° C. (20) The electronic component according to any one of (10) to (19) above, wherein the first metal layer contains Fe 'co' Cu and Ni, and the paper size is applicable to the Chinese national e4M CNS) (210X ~ 97 sheet

Ji 訂 經妒部中次標卑局只工消资合竹社印奴 11 經斌部中戎標準局Κ工消费合竹社印製 414898 __ Η 7 五、發明説明(9 ) 1種或2種以上。 (2 1 )如上述(1 〇)〜(2 0)中任一之電子元 件,其中 上述氧化物中間層,其氧化物係含有?6〇,0:-Fe2〇3,a — F e2〇3,F e3〇4,Co〇, C〇3〇4,.Cu2〇 ’ C113O4,CuO,N i 0 中之一 種或二種以上。 (22) 如上述(1 〇)〜(2 1 )中任一之電子元 件,其中 上述第1金屬層與第2金屬層係藉由上述氧化物中間 層作電導通, 上述氧化物中間層係作爲電阻體之功能。 (23) 如上述(22)之電子元件,其中 由上述第1金屬層起至第2金屬層之範圍所形成電阻 體部分之溫度係數爲零或正。 (24) 如上述(22)或(23)之電子元件,其 中 介電體層與內部電極交互積層, 形成於該積層體端部之端子電極,與上述內部電極係 電連接成電容器, 上述端子電極之至少一方係由內部電極側起依序具有 上述第1金屬層,氧化物中間層,及第2金屬層。 (25) 如上述(22)〜(24)中任一之電子元 件,其中 本紙張尺度適用中國國家標準(CNS > Λ4ί.ί枯(210x?g·?.»对)Ji Jiujing Ministry of Jealousy Ministry of Standards and Happiness Bureau only consumes the capital of the Zhuzhu Society Indian slaves 11 Ministry of Economy Bin Zhongrong Standard Bureau KK Workers Consumption Hezhu Society printed 414898 __ Η 7 V. Description of the invention (9) 1 or 2 More than that. (2 1) The electronic component according to any one of (10) to (20) above, wherein the oxide intermediate layer contains an oxide system? 60, 0: -Fe2O3, a-Fe2O3, Fe3o4, Co0, Co3o4, .Cu2O 'C113O4, CuO, Ni0 or more. (22) The electronic component according to any one of (10) to (21), wherein the first metal layer and the second metal layer are electrically connected through the oxide intermediate layer, and the oxide intermediate layer is Function as a resistor. (23) The electronic component according to the above (22), wherein a temperature coefficient of the resistor body portion formed from the first metal layer to the second metal layer is zero or positive. (24) The electronic component according to (22) or (23) above, wherein the dielectric layer and the internal electrode are alternately laminated, and the terminal electrode formed at the end of the laminated body is electrically connected to the internal electrode to form a capacitor, and the terminal electrode At least one of them has the first metal layer, the oxide intermediate layer, and the second metal layer in this order from the internal electrode side. (25) The electronic component according to any one of (22) to (24) above, in which the paper size applies the Chinese national standard (CNS > Λ4ί.ί Ku (210x? G ·?. »Pair)

(¾^^¾背而之ίχ^'φ'τ.#^^ 本召 J(¾ ^^ ¾ Back ίχ ^ 'φ'τ. # ^^ 本 召 J

-12- ^14898 A7 _____J57 五、發明説明(10 ) 等效電路具有CR或(L c ) R串聯電路。 (2 6)如上述(24)或(2 5)之電子元件,其 中 上述內部電極層含有Ni。 (2 7)如上述(24)〜(26)中任一之電子元 件,其中 ' 在上述端子電極以外側具電鑛層。 (2 8 )—種電子元件之製造方法, 使用至少於展色料中分散有金屬粒子之第1金屬層用 糊及第2金屬層用糊, 寧2金屬層用糊含有之金屬之氧化還元平衡曲線,係 較第1金屬層用糊含有之金屬之氧化還元平衡曲線位於更 上位者, 將該第1金屬層用糊塗布於基材上乾燥之, 第1金屬層用糊含有之金屬於未被氧化之中性乃至還 元性環境中燒結作爲第1金屬層前驅體, 於第1金屬層前驅體上塗佈第2金屬層用糊並乾燥之 經1¾:-部中央標準局只工消費合作社印*'表 上述第1金屬層前驅體含有之金屬於氧化之氧分壓條 件下,且第2金屬層用糊含有之金屬於未氧化之氧分壓條 件下燒結俾於第1金屬層前驅體之與第2金屬層用糊間之 界面形成氧化物中間層之同時, 獲第1金屬層及第2金屬層。 (2 9 )如上述(2 8 )之電子元件之製造方法,其 -13- 本紙張尺度適用中國國家標準{ CNS ) 格(210X297公/;.) 414898 Α7 _ ___Β7__—_ 五、發明説明(11 ) 中 將上述第1金屬層用糊塗布,乾燥,燒結以之作爲層 金屬層, 再於其上以電鍍法形成金屬薄膜以之作爲第1金屬層 1 再於其土塗布第2金屬層用糊。 (3 0 ) —種電子元件之製造方法, 使用至少於展色料中分散有在氧化性環境中藉由燒結 成爲氧化物之第1金屬粒子的第1金屬層用糊,及至少於 展色料中分散有在氧化性環境中藉由燒結亦未被氧化之第 2金屬粒子的第2金屬層用糊; 將該第1金屬層用糊塗布於基材上乾燥之, 第1金屬層用糊含有之金屬於未被氧化之中性乃至還 元性環境中燒結作爲第1金屬層前驅體, 於第1金屬層前驅體上塗佈第2金屬層用糊並乾燥之 於氧化性環境中藉燒結使第1金屬層前驅體之與第2 金屬層用糊之界面氧化以形成氧化物中間層,而且使於該 氧化物中間層中分散有第2金屬層含有之第2金屬粒子之 狀態下,以得第1金屬層,氧化物中間層,及第2金屬層 將上述第1金屬層用糊塗布,乾燥,燒結以之作爲底 本紙張尺度適用中國國家標準{ CNS } < 2 ] Ο X 297公兑) _ 1Α - έϊ: 之 ii. .Λ. u· 寧 H\ ir) f -5-12- ^ 14898 A7 _____J57 5. Description of the Invention (10) The equivalent circuit has a CR or (L c) R series circuit. (2 6) The electronic component according to the above (24) or (25), wherein the internal electrode layer contains Ni. (2 7) The electronic component according to any one of (24) to (26) above, in which 'an electric ore layer is provided outside the terminal electrode. (2 8) —A method for manufacturing an electronic component, using the first metal layer paste and the second metal layer paste in which the metal particles are dispersed in at least the color developing material, and the metal oxide contained in the second metal layer paste is oxidized and reduced. The balance curve is higher than the oxidation-reduction balance curve of the metal contained in the first metal layer paste. The first metal layer paste is coated on a substrate and dried, and the metal contained in the first metal layer paste is The first metal layer precursor is sintered in a neutral or even non-oxidized environment. The first metal layer precursor is coated with the second metal layer paste and dried. It is only consumed by the Central Bureau of Standards. Cooperative seal * 'indicates that the metal contained in the first metal layer precursor mentioned above is oxidized under the oxygen partial pressure condition, and the metal contained in the paste for the second metal layer is sintered under the non-oxidized oxygen partial pressure condition and sintered on the first metal layer An oxide intermediate layer is formed at the interface between the precursor and the second metal layer paste, and a first metal layer and a second metal layer are obtained. (2 9) The manufacturing method of electronic components as described in (2 8) above, -13- This paper size is applicable to the Chinese National Standard {CNS) grid (210X297 G / ;.) 11) The above-mentioned first metal layer is coated with a paste, dried and sintered to form a metal layer, and a metal thin film is formed thereon by electroplating as the first metal layer 1 and then a second metal layer is coated on the soil thereof. Use paste. (30) A method for manufacturing an electronic component, using a paste for a first metal layer in which at least the first metal particles of the first metal particles which are sintered in an oxidizing environment by oxidation in an oxidizing environment are dispersed in the color developing material, and the color development is at least A paste for the second metal layer of the second metal particles that has not been sintered in the oxidizing environment and is not oxidized is dispersed in the material; the paste for the first metal layer is coated on the substrate and dried, and the paste for the first metal layer is used. The metal contained in the paste is sintered in a non-oxidized neutral or even reduced environment as a first metal layer precursor. A second metal layer paste is coated on the first metal layer precursor and dried in an oxidizing environment. Sintering oxidizes the interface between the precursor of the first metal layer and the paste for the second metal layer to form an oxide intermediate layer, and the second metal particles contained in the second metal layer are dispersed in the oxide intermediate layer in a state where the second metal particles contained in the second metal layer are dispersed. In order to obtain the first metal layer, the oxide intermediate layer, and the second metal layer, the above-mentioned first metal layer is coated with a paste, dried, and sintered as a base. The paper size is applicable to Chinese national standards {CNS} < 2] 〇 X 297 credit) _ 1Α-έϊ: ii. .Λ. u · Ning H \ ir) f -5

-X 經濟部中决標準局只工消资合竹社印製 述 上 如 其 法 方 造 製 之 件 元 子 電 之 414898 B7 一______ _ 五、發明説明(12 ) 層金屬層, 再於其上以電鍍法形成金屬薄膜以之作爲第1金屬層 再於其上塗布第2金屬層用糊。 (3 2 )如上述(3 0 )或(3 1 )之電子元件之製 造方法,其中 使上述第2金屬層用糊含有之第2金屬粒子之平均粒 子徑於0.01〜20#m範圍變化, 調整上述氧化物中間層之電阻値。 (33) 如上述(30)〜(32)中之任一之電子 元件之製造方法,其中 上述第2金屬層糊,相對於全金屬量係含有0〜2 0 重量%之玻璃釉, .且藉調整該玻璃釉之軟化點來調整上述氧化物中間層 之電阻値。 (34) 如上述(30)〜(33)中任一之電子元 件之製造方法,其中 經滴部中决標卑局只工消合竹社印¾ 上述第1金屬層含有之第2金屬粒子之平均粒子徑設 定爲0.05〜5vm,第2氧化物中間層起至第1金屬 層之範圍內,使第2金屬層含有之第2金屬粒子分散,以 形成該第2金屬粒子之路徑。 (35) 如上述(30)〜(34)中任一之電子元 件之製造方法,其中 使介電體層,內部電極層交互積層以形成生晶片, -15- 本紙張尺度適用中國國家標率{ CNS ) Λ4ϋ ( 2]0χ?ϋ)Π 414898 A? 137 五 '發明説明(13 ) 對該生晶片進行燒結以形成晶片體, 於該晶片塗布第1金屬層用糊,於中性或還元件環境 中燒結以形成第1金屬層及氧化物中間層之前驅體, 再於其上塗布第2金屬層用糊, 將其置於氧化性環境中燒結,使上述第1金屬層及氧 化物中間層之前驅體之與第2金屬層間之界面附近氧化以 形成端子電極。 " (36)如上述(30)〜(34)中任一之電子元 件之製造方法,其中 使介電體層,內部電極層交互積層以形成生晶片, 對該生晶片進行燒結以形成晶片體, 於該晶片塗布第1金屬層用糊, 再於其上塗布第2金屬層用糊, 於中性或還元性環境中燒結, 冷卻過程中,將其置於氧化性環境下,使上述第1金 屬層用糊燒結體之與第2金屬層間之界面附近氧化以形成 端子電極層。 元件之製造方法,其中 (37)如上述(30)〜(34)中任一之電子元 件之製造方法,其中 使介電體層,內部電極層交互積層以形成生晶片, 於該生晶片塗布第1電極層用糊, 再於其上塗布第2金屬層用糊, 於還元性環境中燒結,再於冷卻過程中將其置於氧化 -16- 本紙張尺度適用中國國家標準(CNS ) /\4圯枋(210X297.公尨) 414898 A7 B7 五、發明説明(14 ) 性環境下,使上述第1金屬層用糊燒結體之與第2金屬層 間之界面附近氧化以彤成端子電極。 (38)如上述(30)〜(37)中任一之電子元 件之製造方法,其中 上述第1金屬層含有Cu及/或Ni ,第2金屬層含 有Ag,P、d,P t ,Rh,I r或Ru中之一種或二種 以上。 本發明之電子元件,係具有:至少含有金屬之第1金 屬層,及燒結金屬粒子形成之第2金屬層;於該2金屬層 間具有氧化物中間層之電子元件, 上述第2金屬層含有之金屬粒子之氧化還元平衡曲線 ,係較第1金屬層含有之金屬粒子之氧化還元平衡曲線位 於更上位: 上述氧化物中間層係含有第1金屬層含有之金屬粒子 或金屬氧化物。 對第2金屬層含有之金屬之氧化還元平衡曲線位於較 第1金屬層含有之金屬之氧化還元平衡曲線爲上位的2個 不同金屬層,在僅第1金屬層所含有金屬成分被氧化之氧 分壓條件下藉由燒結,使僅有第1金屬層與第2金屬層之 界面被氧化,以得均一之氧化膜。 第1金屬層含有金屬粒子或金屬,第2金屬層含有金 屬粒子,第1金屬層係藉燒結或電鍍法,第2金屬層則藉 燒結形成。所含有之金屬成分只要是,第2金屬層含有之 金屬成分之氧化還元平衡曲線,位於較第1金屬層含有之 ΓΓ7^ι^·:.ί·1:1ϊ'而之注&1'Jrisr^、:s5本 κ ) 、-' 經%-部中决標卑局另工消费合作社印掣 本紙張尺度適用中國國家標準(CNS > AW.Uf, ( 2]0Χ297^#.) -17- ^14898 A7 ____ Η 7 五、發明説明(15 ) 金屬層成分.之氧化還元平衡曲線更上位者即可,並未特別 限定,只需依電子元件必要之功能或用途等適宜選擇即可 。此氧化還元平衡曲線,係例如Ellingham所導入, Richardson 及 Jeffs 所發展者。 此種氧化還元平衡曲線,2種金屬之氧化還元平衡曲 線不重疊,第2金屬層含有之金屬之氧化還元平衡曲線, 必需位於較第1金屬層含有之金屬之氧化還元平衡曲線爲 上位。此乃因,例如在3 0 0〜1 4 0 0°C之溫度範圍內 ,一方之曲線位於另一方曲線之上位之關係,只要是較上 述Ellingham曲線更明確者即可。此場合下,並未特別限制 ,但若以更具體之數値表示則爲,第2金屬層含有之金屬 ,及第1金屬層含有之金屬氧化時之氧分壓比之最低値較 好爲1 0 — 1 Q以上,更好爲1 0 - 5以上。 就第1金屬層含有之金屬粒子或金屬,與第2金屬層 含有之金屬粒子之組合而言,爲得電阻體時C u — A g等 ,爲得磁性體時F e _P d等,得介電體時T i — P d等 ,得半導體時 Zn— Ag,Cu— Ag,Ni— Ag, Μη _ P d等之組合爲較好。又,此係著眼於特定功能之 分類’但是例如一般電子元件般以半導體作爲電阻體之功 能各種應用爲可能。 金屬粒子之粒徑因種類而異,較好爲0.〇1〜 ΙΟμπι,更好爲〇 · 〇5〜5μπι程度。第1電極層中 之金屬成分之含有率,以金屬換算較好爲1 〇〜 9 5wt%,更好爲2 0〜9 Owt%,第2電極層中之 -18- 本紙張尺度適用中國國家標舉{ CNS )八4说枯(2丨0Χ29\>^.) 似 898 Α? _ Η 7 五、發明説明(16 ) 金屬成分之含有率’以金屬換算較好爲8 5〜 lOOwt%’更好爲90〜i〇〇wt%程度。 第1及第2金屬層之形成方法,並未特別限定,較好 爲一般之浸漬法’網版印刷法,轉印法,乾式電鍍法等, 特別是浸漬法’網版印刷法較好。形成之第1金屬層之厚 度,並未特別限定,一般爲5〜1 OOjt/m,特別是10 〜8 0 爲較好第2金屬層之厚度,一般爲5〜10 0-X Ministry of Economic Affairs Bureau of Standards and Standards only prints and prints the pieces made by the law as the law of Yuanzidian 414898 B7 I ______ _ V. Description of the invention (12) Metal layer, and then A metal thin film is formed by electroplating as a first metal layer, and a second metal layer paste is applied thereon. (3 2) The method for manufacturing an electronic component as described in (3 0) or (3 1) above, wherein the average particle diameter of the second metal particles contained in the second metal layer paste is changed in a range of 0.01 to 20 #m, Adjust the resistance 値 of the oxide intermediate layer. (33) The method for manufacturing an electronic component according to any one of (30) to (32) above, wherein the second metal layer paste contains 0 to 20% by weight of a glass glaze with respect to the total metal amount, and By adjusting the softening point of the glass glaze, the resistance 値 of the oxide intermediate layer is adjusted. (34) The method for manufacturing an electronic component according to any one of the above (30) to (33), wherein the final bid in the drop department is only used to dissolve the bamboo print ¾ The second metal particles contained in the first metal layer The average particle diameter is set to 0.05 to 5 vm, and the second metal particles contained in the second metal layer are dispersed within the range from the second oxide intermediate layer to the first metal layer to form the path of the second metal particles. (35) The method for manufacturing an electronic component according to any one of (30) to (34) above, in which a dielectric layer and an internal electrode layer are alternately laminated to form a green wafer. -15- This paper is scaled to the Chinese national standard { CNS) Λ4ϋ (2) 0χ? Ϋ) 414 898 A? 137 Five 'invention description (13) The green wafer is sintered to form a wafer body, the first metal layer paste is coated on the wafer, and the element is neutral or reduced. Sintering in the environment to form a precursor of the first metal layer and the oxide intermediate layer, and then coating a paste for the second metal layer thereon, and sintering it in an oxidizing environment, so that the first metal layer and the oxide are in the middle The vicinity of the interface between the layer precursor and the second metal layer is oxidized to form a terminal electrode. " (36) The method for manufacturing an electronic component according to any one of (30) to (34) above, wherein the dielectric layer and the internal electrode layer are alternately laminated to form a green wafer, and the green wafer is sintered to form a wafer body The wafer is coated with a paste for a first metal layer, and then a paste for a second metal layer is coated thereon, and sintered in a neutral or reductive environment. During cooling, the wafer is placed in an oxidizing environment to make the first The vicinity of the interface between the sintered body for a metal layer paste and the second metal layer is oxidized to form a terminal electrode layer. A method for manufacturing a device, wherein (37) the method for manufacturing an electronic device as described in any one of (30) to (34) above, wherein a dielectric layer and an internal electrode layer are alternately laminated to form a green wafer, and the green wafer is coated with a first wafer. 1 paste for electrode layer, and then apply the paste for 2nd metal layer on it, sinter in a reductive environment, and then place it in oxidation during cooling -16- This paper size applies Chinese National Standard (CNS) / \ 4 圯 枋 (210X297.) 尨 414898 A7 B7 V. Description of the invention (14) Under the environment, the vicinity of the interface between the sintered body of the first metal layer paste and the second metal layer is oxidized to form a terminal electrode. (38) The method for manufacturing an electronic component according to any one of (30) to (37) above, wherein the first metal layer contains Cu and / or Ni, and the second metal layer contains Ag, P, d, P t, Rh , One or two or more of Ir or Ru. The electronic component of the present invention includes: a first metal layer containing at least a metal; and a second metal layer formed by sintered metal particles; an electronic component having an oxide intermediate layer between the two metal layers; and the second metal layer contains The oxidation-reduction equilibrium curve of metal particles is higher than the oxidation-reduction equilibrium curve of metal particles contained in the first metal layer: The above oxide intermediate layer contains the metal particles or metal oxides contained in the first metal layer. The oxidation-reduction equilibrium curve for the metal contained in the second metal layer is located on two different metal layers which are higher than the oxidation-reduction equilibrium curve for the metal contained in the first metal layer. Only the metal components contained in the first metal layer are oxidized oxygen. By sintering under partial pressure conditions, only the interface between the first metal layer and the second metal layer is oxidized to obtain a uniform oxide film. The first metal layer contains metal particles or metals, and the second metal layer contains metal particles. The first metal layer is formed by sintering or plating, and the second metal layer is formed by sintering. As long as the contained metal component is the oxidation-reduction equilibrium curve of the metal component contained in the second metal layer, it is located at ΓΓ7 ^ ι ^ ·: .ί · 1: 1ϊ which is higher than that contained in the first metal layer, and the note & 1 ' Jrisr ^,: s5 books κ),-'by% -Ministry and China's final bids, printed by the National Bureau of Consumers' Cooperatives, the paper size is applicable to Chinese national standards (CNS > AW.Uf, (2) 0Χ297 ^ #.)- 17- ^ 14898 A7 ____ Η 7 V. Description of the invention (15) The oxidation-reduction balance curve of the metal layer composition. It is not particularly limited, and it can be selected according to the necessary functions or uses of electronic components. This redox balance curve was introduced by Ellingham, developed by Richardson and Jeffs. This redox balance curve, the redox balance curves of two metals do not overlap, and the redox balance curves of metals contained in the second metal layer It must be higher than the oxidation-reduction equilibrium curve of the metal contained in the first metal layer. This is because, for example, in a temperature range of 300 to 140 ° C, one curve is located above the other curve. Relationship as long as it is more than the above Ellingha The m curve may be more specific. In this case, it is not particularly limited, but if it is expressed in more specific terms, it is the oxygen content of the metal contained in the second metal layer and the metal contained in the first metal layer during oxidation. The lowest 値 of the compression ratio is preferably 10 to 1 Q or more, and more preferably 10 to 5 or more. In terms of the combination of the metal particles or metals contained in the first metal layer and the metal particles contained in the second metal layer, In order to obtain C u — Ag, etc. for resistors, F e _ P d, etc. for magnetic bodies, T i — P d, etc. for dielectrics, and Zn—Ag, Cu—Ag, Ni—Ag for semiconductors, The combination of Μη _ P d and the like is better. Also, this is based on the classification of specific functions', but various applications such as the function of a semiconductor as a resistor such as general electronic components are possible. The particle size of metal particles varies depending on the type, It is preferably from 0.01 to 10 μm, more preferably from about 0.5 to 5 μm. The content of the metal component in the first electrode layer is preferably 10 to 95 wt%, more preferably 2 in terms of metal conversion. 0 ~ 9 Owt%, -18 in the second electrode layer- This paper is applicable to Chinese national standard {CNS) 2 丨 0Χ29 \ > ^.) Similar to 898 Α? _ Η 7 V. Description of the invention (16) The content ratio of the metal component 'is preferably 8 to 5 to 100 wt% in terms of metal conversion, and more preferably 90 to 〇〇〇wt %degree. The method for forming the first and second metal layers is not particularly limited, and it is preferably a general dipping method 'screen printing method, transfer printing method, dry plating method, etc., and particularly a dipping method' screen printing method. The thickness of the first metal layer to be formed is not particularly limited, but it is generally 5 to 100 μt / m, especially 10 to 80, which is a preferable thickness of the second metal layer, and is generally 5 to 100.

Atm,特別是1 0〜8 0 jum爲較好。 藉網版印刷法,浸漬法設第1金屬層之第2金屬層時 第1金屬層及第2金屬層藉網版印刷法,浸漬法等設 置時,將上述金屬粒子及有機展色料混練,形成糊狀使用 即可。金屬層用糊,一般除上述金屬粒子之外,含有玻璃 釉,有機黏合劑等溶劑等無機結合劑。 第1金屬層,第2金屬層含有玻璃釉亦可。特別是, 第1金屬層使用時,可提高與底層基材之接著性。玻璃釉 ,係於中性乃至還元性環境中燒結,在此種環境中亦不損 及玻璃之特性,較好。 只要是滿足此種條件者,其組成並未特別限定,例如 ,使用從矽酸玻璃(s i 〇2 : 20〜80wt%, Na2〇:80〜20wt%),硼矽酸玻璃(Β2〇;ϊ: 5 〜5〇wt%,Si〇2: 5 〜7〇wt%’ PbO: 1 〜10wt%,K2O : 1〜1 5wt%),氧化鋁矽酸玻 璃(Al2〇3: 1 〜3〇wt%’ Si〇2: 1〇 〜60 本紙張尺度適用中國國家樣準(cns ) λ<4規梠(2;οχ 29秘片) _ 19. 『^'"---"而之注-^项^-^^?本 R )Atm, especially 10 to 80 jum is preferred. When the second metal layer of the first metal layer is provided by the screen printing method and the dipping method, the first metal layer and the second metal layer are mixed by the screen printing method and the dipping method, and the above-mentioned metal particles and organic colorants are mixed. , Can be used as a paste. The paste for a metal layer generally contains, in addition to the above-mentioned metal particles, an inorganic binder such as a glass glaze, an organic binder, and other solvents. The first metal layer and the second metal layer may include a glass glaze. In particular, when the first metal layer is used, the adhesion to the underlying substrate can be improved. The glass glaze is sintered in a neutral or even reduced environment. In this environment, the characteristics of the glass are not impaired. It is better. As long as it satisfies such conditions, its composition is not particularly limited. For example, silicate glass (si 〇2: 20 to 80% by weight, Na20: 80 to 20% by weight), borosilicate glass (B2O; 使用) are used. : 5 to 50% by weight, Si〇2: 5 to 70% by weight 'PbO: 1 to 10% by weight, K2O: 1 to 15% by weight), alumina silicate glass (Al2 03: 1 to 3% by weight) % 'Si〇2: 1〇 ~ 60 This paper size is applicable to the Chinese National Standard (cns) λ < 4 Regulations (2; οχ 29 secrets) _ 19. 『^' " --- " -^ Item ^-^^? 本 R)

經滴部中决標卑局只工消费合作枉印掣 414898 Λ7 Β7 五、發明説明(17 ) "wt%.,NasO : 5.〜1 5wt%, Ca〇:1 〜 ,B2〇3 : 5〜3〇wt%)之中選擇之玻璃 釉之1種或2種以上即可》必要時可以CaO : 0 . 01 〜5〇wt%,SrO : 〇 . 〇1 〜7〇wt%’BaO :0 . 01 〜5〇wt%,MgO: 0 . 01 〜Swt% ,ΖηΟ:Ό · 01 〜7〇wt%,PbO: 0 · 01 〜 5wt%,Na2〇: 〇 .. 01 〜l〇wt%,K2〇: @ '·=β 0. 01 〜10wt%,MnO2: 0 . 01 〜2〇wt% 等添加物混合成特定組成比使用即可。又其添加總計爲 5 〇w t %以下亦。玻璃之含有量並未特別限定,一般於 第1金屬層,相對金屬成分爲0.5〜20wt%,較好 爲1〜1 〇w t%。於第2金屬層,相對金屬成分爲0〜 1 5w t%,較好爲 〇 〜1 Owt%。 經漭部中央標=?局Θ工消费合竹社印裝 有機黏合劑,並無等別限定,陶瓷材之黏合劑爲一般 使用者,只需適當選擇即可。此種有機黏合劑有例如乙基 纖維者,丙烯基樹脂,丁縮醛樹脂等。溶劑有例如透平油 ,萜品醇,二甘醇一丁醚,煤油等。糊中之有機黏合劑及 溶劑之含有量並未特別限制,一般使用之量例如有機黏合 劑1〜5wt%,溶劑1◦〜50wt%爲較好。 金屬層用糊中,必要時可含有各種分散劑,可塑劑, 介電體,絕緣體等添加物。其總含量較好爲1 w t %以下 〇 氧化物中間層中存在之氧化物,如上述爲第1金屬層 中含有之金屬粒子或金屬之氧化物,但不必全金屬粒子或 本纸張尺度適用中國國家標孪(CNS )以圯彳& U10X21?·?公殍) -20 A* ________ hi 五、發明説明(Ί8 ) ih 閱 ii , 1Ϊ 之 。 注 - * 事 !❿: 本冬 Ή 訂 金屬均被氧化,只要一部分爲氧化之狀態即可。此場合下 ,氧化物對玻璃釉中之全金屬量,以氧換算較好爲 l〇a t%以上,更好爲25a t%。形成之氧化物中間 層之厚度,無特別限定,依所要之電子元件之性能適宜調 整即可,一般爲0 . 01〜30//m,特別是0 . 05〜 2 0 v m較好。氧化物中間層之膜厚可依燒結時間或燒結 溫度等條件調整。因此,,氧化物中間層所得之電阻成分, 半導體成分,磁性體成分,介電體成分之特性亦可調整u 又,製造之電子元件爲C R複合電子元件時,上述氧化物 中間層作爲電阻成之功能,可得所要之E S R。E S R之 値並未特別限定,較好爲1〜2 0 0 ΟπιΩ。又,第1金 屬層被氧化形成,因此,該氧化物中間層中亦存在玻璃等 爲使氧化物中間層作爲電阻體 値較好爲1〜2000πίΩ,特別 左右較好。氧化物之存在,藉由一 可藉X線折射測定。 經滴部中央標;ί,·^Μ工消f'合作社印絜 之功能時,所得之電阻 是 10 〜ΙΟΟΟπιΩ 般ΕΡΜΑ等,其組成 含有在氧化性環境中燒 層,及對在氧化性環境 而形成的第2金屬層, 。該氧化物中間層含有 而且第2金屬層所含有 中燒結成爲氧化物之第 -21 又,本發明之電子元件具有: 結可成爲氧化物之金屬的第1金屬 中燒結亦不被氧化之金屬粒子燒結 於該2種金屬層間具氧化物中間層 第1金屬層所含有金屬之氧化物, 之金屬呈分散之狀態較好。 第1金屬層含有在氧化性環境 本纸張尺度適用中國國家摞準(CN'S ) ( 210Χ2<^;Η4 137 137 經泸部十央榡卑局只工消费合竹社印製 414896 五、發明説明(19 ) 1金屬。藉含有在氧化性環境中燒結成爲氧化物之第1金 屬,可於第2金屬層形成中使第1金屬層與第2金屬層之 界面附近氧化形成氧化物中間層。此種金屬,只要是在氧 化性環境中能成爲氧化物者即可,並未特別限定。較好爲 使用 Mn,F e ,Co,Ni ,Cu,S i 等之一種或二 種以上,更好爲Ni ,Cu及Ni-Cu合金等。所謂氧 化性環境中係指較中性爲更高氧化性之環境,較好氧分壓 爲1 〇-3氣壓以上,更好爲1 0_2氣壓以上。 又,如上述,相對於第1金屬層含有之第1金屬,第 2金屬層含有之第2金屬之氧化還元平衡曲線(例如 Ellingham所導入,Richardson及:Teffs所發展者)係位於上 位之關係,在第1金屬層被氧化,第2金屬層不被氧化之 氧分壓下處理亦可。但是,依使用之金屬有必要嚴格控制 氧分壓或溫度管理,致使製程煩雜。因此,選擇在中性乃 至還元性環境,及在氧化性環境中可處理之金屬作爲第1 金屬層及第2金屬層含有之金屬時製造變爲較容易。 第1金屬層中之第1金屬以粒子狀態存在時’該金屬 粒子平均粒徑,因種類而異,較好爲〇.〇1〜10仁m ,再依序爲0 _ 1〜30#m,0 . 01〜10/zm爲更 好,再更好爲0 . 05〜0 . 1〜5//m, 0 . 2〜3wm。第1電極層中之金屬成分之含有率,以 金屬換算,較好爲1 〇〜9 5wt%,更好爲2 0〜9 0 w t %。 第1金屬層之形成方法’並未特別限定’一般之浸漬 本紙張尺度適用中國國家標嗥(CNS ) Λ4則ί; ( 2 ] 0 X 297公兑> -22 - riiL閱:;;;;:)]而之ij-ftl'^lrJ-J/!·^本 κ )According to the Ministry of Justice, the bidding agreement is only for consumer cooperation. 414898 Λ7 Β7 V. Description of the invention (17) " wt%., NasO: 5. ~ 1 5wt%, Ca0: 1 ~, B2〇3: 5 ~ 30 wt%), one or more glass glazes may be selected. "CaO: 0.01 ~ 50% by weight, SrO: 0.001 ~ 70% by weight, if necessary. 0: 01 to 50% by weight, MgO: 0.01 to Swt%, Zη0: Ό · 01 to 70% by weight, PbO: 0 · 01 to 5% by weight, Na2〇: 〇 .. 01 to 10% %, K2〇: @ '· = β 0. 01 to 10 wt%, MnO2: 0. 01 to 20 wt%, and other additives can be mixed to a specific composition ratio and used. In addition, the total amount of addition is 50% or less. The content of glass is not particularly limited, but it is generally in the first metal layer, and it is 0.5 to 20% by weight relative to the metal component, and preferably 1 to 10% by weight. The relative metal component in the second metal layer is 0 to 15 wt%, preferably 0 to 1 wt%. The central label of the Ministry of Economic Affairs =? Bureau Θ Industrial Consumer Hezhu Printing Co., Ltd. There is no specific limitation on the organic adhesive. The adhesive for ceramic materials is for general users, and only needs to be selected appropriately. Such organic binders include, for example, ethyl cellulose, acrylic resin, butyral resin, and the like. Examples of the solvent include turbine oil, terpineol, diethylene glycol monobutyl ether, kerosene, and the like. The content of the organic binder and the solvent in the paste is not particularly limited. Generally, the amount used is, for example, 1 to 5 wt% of the organic binder and 1 to 50 wt% of the solvent. The paste for a metal layer may contain various additives such as a dispersant, a plasticizer, a dielectric, and an insulator, if necessary. The total content is preferably 1 wt% or less. The oxides present in the oxide intermediate layer, as described above, are the metal particles or metal oxides contained in the first metal layer, but not necessarily all metal particles or the paper size. The Chinese National Standards (CNS) is based on 圯 彳 & U10X21? ·? 殍) -20 A * ________ hi V. Description of the Invention (Ί8) ih See ii, 1Ϊ. Note-* Thing! ❿: This winter 订 order metal is oxidized, as long as a part of it is oxidized. In this case, the oxide-to-metal content in the glass glaze is, in terms of oxygen conversion, preferably more than 10 a t%, more preferably 25 a t%. The thickness of the oxide intermediate layer to be formed is not particularly limited, and it may be appropriately adjusted according to the performance of the desired electronic component, which is generally 0.01 to 30 // m, and especially 0.05 to 20 v m. The film thickness of the oxide intermediate layer can be adjusted according to conditions such as sintering time or sintering temperature. Therefore, the characteristics of the resistance component, semiconductor component, magnetic component, and dielectric component obtained from the oxide intermediate layer can also be adjusted. When the electronic component manufactured is a CR composite electronic component, the oxide intermediate layer is used as a resistance component. Functions, you can get the required ESR. The R of E S R is not particularly limited, but is preferably 1 to 2 0 0 ΟπιΩ. Since the first metal layer is formed by oxidation, glass or the like is also present in the oxide intermediate layer. To make the oxide intermediate layer a resistor, 値 is preferably 1 to 2000 π Ω, particularly preferably about 左右. The presence of oxides can be determined by X-ray refraction. Through the central part of the drop section; ί, ^ Μ 工 消 f 'function of the cooperative seal, the resistance obtained is 10 ~ 100〇πιΩ, such as ΕΡΜΑ, etc., its composition contains a burnt layer in an oxidizing environment, and The second metal layer is formed. The oxide intermediate layer contains the -21st which is sintered to become an oxide in the second metal layer. The electronic component of the present invention includes: a first metal that is a metal that can become an oxide, and a metal that is not sintered in the first metal The particles are sintered between the two metal layers with an oxide intermediate layer. The oxide of the metal contained in the first metal layer is preferably in a state where the metals are dispersed. The first metal layer contains oxidizing environment. This paper scale is applicable to China's National Standards (CN'S) (210 × 2 <^; Η4 137 137 The Ministry of Economic Affairs, Shiyang, and Hubei Bureau. Only printed by Hezhu Society. 414896 5. Description of the invention (19) 1. Metal. By containing the first metal that is sintered into an oxide in an oxidizing environment, the vicinity of the interface between the first metal layer and the second metal layer can be oxidized to form an oxide intermediate layer during the formation of the second metal layer. Such a metal is not particularly limited as long as it can be an oxide in an oxidizing environment. It is preferable to use one or two or more kinds of Mn, Fe, Co, Ni, Cu, Si, and the like, and more It is preferably Ni, Cu, Ni-Cu alloys, etc. The so-called oxidizing environment refers to an environment with higher oxidizing properties than neutral, and the oxygen partial pressure is preferably more than 10-3 atmospheres, more preferably more than 10-2 atmospheres As mentioned above, the redox balance curve of the second metal contained in the second metal layer (as introduced by Ellingham, developed by Richardson and Teffs) is higher than the first metal contained in the first metal layer. Relationship, the first metal layer is oxidized, and the second metal layer It is also possible to deal with the oxygen partial pressure without being oxidized. However, depending on the metal used, it is necessary to strictly control the oxygen partial pressure or temperature management, which makes the process complicated. Therefore, the choice is in a neutral or even reductive environment, and in an oxidizing environment. When the treatable metal is used as the metal contained in the first metal layer and the second metal layer, it becomes easier to manufacture. When the first metal in the first metal layer exists in the form of particles, the average particle size of the metal particles varies depending on the type. , Preferably 〇1 ~ 10 仁 m, followed by 0_1 ~ 30 # m, 0. 01 ~ 10 / zm is more preferable, and more preferably 0. 05 ~ 0. 1 ~ 5 / / m, 0.2 to 3 wm. The content of the metal component in the first electrode layer is, in terms of metal, preferably 10 to 95 wt%, more preferably 20 to 90 wt%. The first metal layer The formation method 'is not particularly limited'. The general standard for impregnation of this paper is applicable to the Chinese National Standard (CNS) Λ4 rules; (2) 0 X 297 Exchange > -22-riiL. Read: ;;;; :)] And ij-ftl '^ lrJ-J /! · ^ 本 κ)

經濟部中央栉ϊί·杓只工消许合作社印製 4U8de A7 ---- H?_______________一一 五、發明説明(2〇 ) 法’網版印刷法,轉印法,乾式電鍍法爲較好。特別裹湊 漬法’網版印刷法更好。形成之第X金屬層之厚度,並未 特別限定,一·般爲5〜1 〇 〇 ,特別是1 0〜 8 0 # m更好。 第1金屬層以網版印刷法,浸漬法設置時,將上述金 屬粒子與有機展色料混練,作成糊狀使用即可。金屬層用 糊’一般除上述金屬粒子之外,含有玻璃釉,有機黏合劑 及溶劑等無機結合劑。 第1金屬層及第2金屬層含有玻璃釉亦可。特別是第 1金屬層使用時,可提高與底層基材之接著性。玻璃釉係 於中性乃至還元性環境中燒結,在此環境中亦不損及玻璃 之特性。 只要滿足此條件,其組成並未特別限定。例如使用從 矽酸玻璃(S i 02 : 20 〜80wt%,Na2〇 : 80 〜20wt%),硼矽酸玻璃(B2〇3:5〜 ,Si〇2: 5 〜70wt%,Pb〇:1 〜l〇wt%, K2〇 : 1〜1 5wt%),氧化鋁矽酸玻璃(A 12〇3 :1 〜3〇wt%,Si〇£: 1〇 〜The central government of the Ministry of Economic Affairs only allowed the cooperative to print 4U8de A7 ---- H? _______________ 115. Description of the invention (20) Method 'Screen printing method, transfer method, dry plating method are more it is good. The special wrapping method is better. The thickness of the X-th metal layer to be formed is not particularly limited, but is generally 5 to 100, and more preferably 10 to 80 #m. When the first metal layer is provided by the screen printing method or the dipping method, the above-mentioned metal particles and the organic coloring material are kneaded and used as a paste. The paste for a metal layer generally contains an inorganic binder such as glass glaze, an organic binder, and a solvent in addition to the above-mentioned metal particles. The first metal layer and the second metal layer may include a glass glaze. In particular, when the first metal layer is used, the adhesion to the underlying substrate can be improved. The glass glaze is sintered in a neutral or even reduced environment, and the characteristics of the glass are not impaired in this environment. As long as this condition is satisfied, its composition is not particularly limited. For example, from silicate glass (Si 02: 20 ~ 80wt%, Na2〇: 80 ~ 20wt%), borosilicate glass (B2〇3: 5 ~, Si〇2: 5 ~ 70wt%, Pb〇: 1 ~ 10wt%, K2〇: 1 ~ 15wt%), alumina silicate glass (A 1203: 1 ~ 30wt%, Si〇 £: 1〇 ~

Na2〇:5 〜15wt%,CaO: 1 〜2〇wt%, B2O3 : 5〜3 〇w t %)之中選擇之玻璃釉之1種或2 種以上即可=必要時可以CaO : 〇 . 〇1〜5〇wt% ’ Sr〇 : 〇 . 〇1 〜70wt%,BaO : 0 . 01 〜 5〇wt%,MgO: 〇 · 〇1 〜5wt%,Zn〇: 0 * 01 〜7〇wt%,PbO: 0 , 01 〜5wt%,Na2〇: 5 to 15 wt%, CaO: 1 to 20 wt%, B2O3: 5 to 3 0 wt%), one or more glass glazes can be selected = CaO: 〇. 〇 if necessary 1 ~ 5〇wt% 'Sr〇: 〇. 〇1 ~ 70wt%, BaO: 0.01 ~ 50wt%, MgO: 〇 · 〇1 ~ 5wt%, Zn〇: 0 * 01 ~ 7〇wt% , PbO: 0, 01 ~ 5wt%,

本紙張尺度適用中國國家標率(CNS ) Λ4規格( -23- A7 Η 7 414898 五、發明説明(21 0 1 1Ϊ 之This paper size applies to China National Standards (CNS) Λ4 specifications (-23- A7 Η 7 414898 V. Description of the invention (21 0 1 1Ϊ

NasO: 〇 . 〇1 〜l〇wt%,K2〇: 0 l〇wt%,Mn〇2:0.01〜2〇wt%等添加物之 一種以上混合成特定組成比使用。相對於金屬成分之玻璃 之含有量並未特別限定,一般,於第1金屬層,相對金屬 成分爲〇.5〜2〇wt%’較好爲1〜i〇wt%程度 。又,玻璃中之上記添加物之總含有量,假設玻璃分爲 100時,較好爲5〇wt%以下。One or more additives such as NasO: 〇. 〇1 to 10% by weight, K2: 0: 0 to 10% by weight, Mn0: 0.01 to 2% by weight, etc. are mixed to use a specific composition ratio. The content of glass with respect to the metal component is not particularly limited. Generally, the relative metal component in the first metal layer is about 0.5 to 20% by weight, preferably about 1 to about 10% by weight. The total content of the additives in the glass is preferably 50% by weight or less when the glass is divided into 100 parts.

V 有機黏合劑,並未特別限定,從陶瓷材黏合劑一般使 用者之中適宜選擇使用即可。此種有機黏合劑有例如乙基 纖維素,丙烯基樹脂,丁縮醛樹脂等。溶劑有例如α -萜 品醇,二甘醇- 丁醚,煤油等。糊中之有機黏合劑及溶劑 之含有量,並未特別限制,一般使用之量,例如有機黏合 劑爲1〜,溶劑爲1 〇〜5 〇w t%。 又,金屬層用糊中,必要時可含有各種分散劑,可塑 劑,絕緣體等添加物。其總含有量較好爲1 w t %以下。 經^部中央標準^只工消贽合作社印製 第2金屬層係含有在氧化性環境中燒結不被氧化之第 2金屬粒子。令含有該未被氧化之第2金屬粒子的第2金 屬層於氧化性環境中燒結,俾使第1金屬層之與第2金屬 層之界面附近氧化而形成氧化物中間層。此種金屬粒子, 只要是在氧化性環境中燒結不被氧化之金屬即可,不特別 限定’較好爲Ag,Pt ,Rh,Pu, Ir ,Au,及 P d之1種或2種以上,特別是A g爲更好。 第2金屬層中之第2金屬粒子之粒徑,因種類而異, 較好之平均粒徑爲〇.〇1〜20#m,更好爲〇·〇1 本紙张尺度適用中國國家標率(CIS's ) Λ4( 2IOx2yr^ΐ 1 -24- 414898 經穿-部中央標準局只工消费合竹社印 Α7 Β7 五、發明説明(22 ) 〜lOjtim,再更好爲〇 · 05〜10只m,◦ . 1〜 10#m,〇 . 〇5 〜5//m。小於 0 . Oljtzm,則金 屬粒子不易凝集,塗布糊使乾燥時,易生裂痕。大於2 0 則第1金屬層之氧化程度易生變化,第2電極層之燒 結性變低,燒結後經電鍍工程時,電鍍液有浸入氧化膜之 情況。 , 將第2金屬粒子之粒徑調整於上述範圍內,即可調整 氧化物中間層之電阻値。此情況下,使用平均粒徑 0 . 01〜3 . Ομιη之金屬粒子時,金屬粒子之分散於 氧化膜中之程度變多,氧化物中間層之電阻値變低。因此 ,此種粒徑主要作爲低電阻用。平均粒徑大於3 . Oym 時,金屬粒子之朝氧化物中間層之擴散被抑制,可得較高 電阻値。又,氧化物中間層之電阻値,除粒徑之外,亦可 由後述玻璃組成,量等控制。 又,第2金屬粒子之平均粒徑設爲0.05〜5 ,等別是0.05〜3#m之範圍時,於氧化物中間層分 散4,可形成路徑。亦即,分散於氧化物中間層之金屬層 之狀態,形成於第1金屬層之氧化層亦成爲朝未融合之第 2金屬粒子中擴散乃至分散之狀態。此分散之金屬粒子之 —部分,或全金屬粒子成爲融合,結合,集合之狀態,一 般成爲細絲狀或纖維狀而形成中第2金屬層向第1金屬層 之導通路徑。一般,金屬粒子越小越容易朝氧化物中間層 分散,路徑之形成因金屬粒子之分散程度而異,分散量越 多,路徑之形成容易。該導通路徑,因導體斷面積小,雖 (ΐτίι間说背而之注:&事項巧^^本!}〕 -s 本紙張尺度適用中國國家榡準(CNS ) Λ4坭彳Μ 2I0X29以ίί ) -25- 414898 _____ H7 五、發明説明(23 ) 具特定之電阻値,但電阻較氧化物中間層小,故由第氧化 物中間層金屬層導向第1金屬層之電流大部分流經此導通 路徑。 以氧化物金屬作爲電阻體時,一般具負的溫度特性, 但是上述導通路徑帶來之電阻,因金屬導體之導體斷面積 小,不具此種負溫度特性,而成爲具零乃至正溫度特性。 如此般,使具電阻之媒體設計爲氧化物中間層之氧化物, 或成爲形成於氧化物中間層中之導通路徑,據此可控制電 子元件之特性,特別是溫度特性。導通路徑可將第2金屬 層與第1金屬層作電連接,也可以不作完全連接,而形成 部分之導通路徑。或者,第2金屬粒子離散地存在亦可。 上述導通路徑所得電阻値,一般爲lmQ〜3Ω,特 別爲ΙιηΩ〜2Ω程度以下。 氧化物中間層中之第2金屬粒子之含有量*當觀察所 形成氧化物中間層之斷面,確認之第2金屬粒子之氧化物 之佔有面積(各粒子或融合狀態之粒子之總面積),與氧 化物中間層全體面積之比,即面積比(% )=(擴散粒子 之總面積)/(氧化物中間層之總面積)X 1 0 0時,較 好爲20〜99%,更好爲20〜95%,再好爲50〜 9 5 %。面積比,例如以畫像解析裝置畫像解析氧化物中 間層,藉由算出氧化物中間層之總面積,與分散粒子所佔 總面積即可求出。 第2電極層中之金屬成分之含有率,以金屬換算較好 爲80〜l〇〇wt%,更好爲90〜100wt%。 本紙张尺度適用中國國t掠準(CNS ) A4d ( 2!0χ ?们'公々) 726^ {聞ΐήΙΓ而之注卷事项芯垆巧本頁)V Organic adhesive is not particularly limited, and it can be appropriately selected and used from general users of ceramic adhesives. Such organic binders include, for example, ethyl cellulose, acrylic resin, butyral resin, and the like. Examples of the solvent include α-terpineol, diethylene glycol-butyl ether, kerosene and the like. The content of the organic binder and the solvent in the paste is not particularly limited, and generally used, for example, the organic binder is 1 ~, and the solvent is 10 ~ 50%. The paste for metal layers may contain various additives such as dispersants, plasticizers, and insulators as necessary. The total content is preferably 1 w t% or less. Printed in accordance with the Central Standard of the People's Republic of China. The second metal layer contains second metal particles that are sintered in an oxidizing environment and are not oxidized. The second metal layer containing the non-oxidized second metal particles is sintered in an oxidizing environment, and the vicinity of the interface between the first metal layer and the second metal layer is oxidized to form an oxide intermediate layer. Such a metal particle is not particularly limited as long as it is a metal that is not oxidized in an oxidizing environment. One or two or more of Ag, Pt, Rh, Pu, Ir, Au, and P d are preferred. , Especially A g is better. The particle size of the second metal particles in the second metal layer varies depending on the type, and a preferred average particle size is 0.001 to 20 # m, and more preferably 〇1. This paper applies the Chinese national standard. (CIS's) Λ4 (2IOx2yr ^ ΐ 1 -24- 414898 Warp-Ministry Central Bureau of Standards and Industry only consumes the seal of Hezhusha A7 Β7 V. Description of the invention (22) ~ 10jtim, and even more preferably 0.05 to 10 m ,. 1 ~ 10 # m , 〇. 〇5 ~ 5 // m. If less than 0. Oljtzm, the metal particles are not easy to agglomerate, and cracks are easy to occur when the coating paste is dried. If it is more than 20, the first metal layer is oxidized. The degree is prone to change, and the sinterability of the second electrode layer becomes lower. When the electroplating process is performed after sintering, the plating solution may be immersed in the oxide film. By adjusting the particle diameter of the second metal particles within the above range, the oxidation can be adjusted. In this case, when metal particles having an average particle diameter of 0.01 to 3.0 μm are used, the degree of dispersion of the metal particles in the oxide film increases, and the resistance of the oxide intermediate layer becomes low. Therefore, this particle size is mainly used for low resistance. When the average particle size is greater than 3. Oym, Diffusion of the oxide intermediate layer can be suppressed to obtain a higher electric resistance 又. In addition, the electric resistance 値 of the oxide intermediate layer can be controlled by the composition and amount of glass described later in addition to the particle size. Also, the average of the second metal particles When the particle diameter is set to 0.05 to 5 and the range is 0.05 to 3 # m, the path can be formed by dispersing 4 in the oxide intermediate layer. That is, the state of the metal layer dispersed in the oxide intermediate layer is formed in the first layer. The oxide layer of the 1 metal layer also becomes diffused or dispersed toward the unfused second metal particles. Part of the dispersed metal particles, or all metal particles become fused, combined, and assembled, and generally become filaments. Or fibrous formation, the conduction path of the second metal layer to the first metal layer. Generally, the smaller the metal particles, the easier it is to disperse toward the oxide intermediate layer. The formation of the path depends on the degree of dispersion of the metal particles, and the more the amount of dispersion The formation of the path is easy. The conductive path has a small cross-sectional area of the conductor, although (ΐτίι said in a nutshell: & 事 巧 ^^ 本!}] -S This paper standard applies to China National Standards (CNS) Λ4坭 彳 Μ 2I0 X29 to ί) -25- 414898 _____ H7 V. Description of the invention (23) It has a specific resistance 値, but the resistance is smaller than the oxide intermediate layer, so most of the current from the oxide intermediate layer metal layer to the first metal layer It flows through this conduction path. When an oxide metal is used as a resistor, it generally has negative temperature characteristics, but the resistance brought by the conduction path mentioned above has a negative cross-sectional area due to the small conductor cross-sectional area of the metal conductor. Zero or even positive temperature characteristics. In this way, the medium with resistance is designed as the oxide of the oxide intermediate layer, or becomes a conduction path formed in the oxide intermediate layer, so that the characteristics of the electronic components, especially the temperature characteristics, can be controlled. . The conduction path may electrically connect the second metal layer to the first metal layer, or may form a partial conduction path without making a complete connection. Alternatively, the second metal particles may be present discretely. The resistance 所得 obtained by the above conduction path is generally lmQ to 3Ω, and particularly about 1 Ω to 2Ω. Content of the second metal particles in the oxide intermediate layer * When observing the cross section of the formed oxide intermediate layer, confirm the occupied area of the oxide of the second metal particles (the total area of each particle or the particles in the fusion state) When the ratio to the total area of the oxide intermediate layer, that is, the area ratio (%) = (total area of the diffusion particles) / (total area of the oxide intermediate layer) X 1 0 0, preferably 20 to 99%, more It is preferably 20 to 95%, and still more preferably 50 to 95%. The area ratio can be obtained by, for example, analyzing the oxide intermediate layer with an image analysis device, and calculating the total area of the oxide intermediate layer and the total area occupied by the dispersed particles. The content of the metal component in the second electrode layer is preferably 80 to 100 wt%, more preferably 90 to 100 wt% in terms of metal. This paper size is applicable to China National Standards (CNS) A4d (2! 0χ? Men's public) 726 ^ {闻 ΐήΙΓ , Notes on the volume of the subject matter, this page)

414898 A 7 ___^___B7_____ 五、發明説明(24 ) 第2金屬層之彤成方法,並未特別限定’一般之浸漬 法,網版印刷法,轉印法等較好,特別是浸漬法’網版印 刷法更好。形成之第2金屬層之厚度’並末特別限定’— 般爲5〜1 OOvm,更好爲10〜80仁m。 第2金屬層以網版印刷法’浸漬法設計時’將上述金 屬粒子與有機展色料混練,作爲糊狀使用即可。金屬層用 糊,一般除上述金屬粒子之外,含有玻璃釉’有機黏合劑 及溶劑等無機結合劑。 第2金屬層,可藉玻璃釉進行氧化物中間層之電阻値 控制。玻璃釉係於氧化性環境中燒結,一般對組成沒必要 特別限定。進行電阻控制時,若設爲低電阻,玻璃之軟化 點較好爲3 5 0 °C以上,5 0 0 °C以下,若設爲高電阻, 軟化點較好爲大於3 0 0 °C,小於3 5 0 °C,或大於 5 0 0 °C,小於1 〇 〇 〇 °C。例如使用硼酸玻璃,鉛硼酸 玻璃等,或添加BaO,CaO,SrO,Zn〇,414898 A 7 ___ ^ ___ B7_____ 5. Description of the invention (24) The method for forming the second metal layer is not particularly limited to 'general dipping method, screen printing method, transfer method, etc., especially dipping method' net The printing method is better. The thickness of the second metal layer to be formed is not particularly limited, but is generally 5 to 100 μm, and more preferably 10 to 80 μm. When the second metal layer is designed by the screen printing method 'dip method', the above-mentioned metal particles are mixed with an organic coloring material and used as a paste. The paste for a metal layer generally contains, in addition to the above-mentioned metal particles, an inorganic binder such as a glass glaze 'organic binder and a solvent. The second metal layer can control the resistance 釉 of the oxide intermediate layer by glass glaze. The glass glaze is sintered in an oxidizing environment, and there is generally no need to specifically limit the composition. For resistance control, if it is set to low resistance, the softening point of the glass is preferably above 350 ° C and below 50 ° C. If it is set to high resistance, the softening point is preferably greater than 300 ° C. Less than 350 ° C, or more than 500 ° C, less than 1000 ° C. For example, use borate glass, lead borate glass, etc., or add BaO, CaO, SrO, Zn〇,

MnO ’Mn.〇2,T I2O3,B i2〇3 ’ A ]_2〇3,可 調整成具此軟化點之玻璃釉。 限定此軟化點之溫度範圍之理由如下。爲得低電阻値 時’與第1金屬層前驅體氧化之同時,有必要將第2金屬 層內之金屬粒子分散於氧化層內《因此,第1金屬層前驅 體之氧化’及第2金屬層之燒結動作需一致,即可成上述 範圍。又’爲得高電阻値時,玻璃之軟體點設爲3 0 0 °C 以上’ 3 5 0 °C以下,則於第1金屬層之氧化反應急速產 生前’可使第2金屬層之燒結快速進行。結果,可抑制第 了 Λ 閲 fi 而 之 >.1 ·& 事 η 本 Τί 裝 ii 經沪部中决標淖而只工消费合竹社印絮 本紙张尺度㈣巾關?:彳:牌(CNS ) Λ4( 210X2^ ^ 27- 經龙部中次桴卑局只工消贽合竹社印製 -28 - 414898 A? _____1ϊ7 __ 五、發明説明(25 ) 2金屬層內之金屬粒子之擴散。又’軟化點設爲大於 5 0 0°C,小於1 0 0 0°C時,第2金屬層之燒結反應延 遲,同樣可抑制第2金屬層內之金屬粒子之分散。又,可 依金屬層使用金屬之種類,稍爲變動上述範圍,故依使用 之金屬適當調整溫度較好。 第2金屬層之玻璃含有量未特別限定,一般相對金屬 成分爲0〜2〇wt%,較好爲0〜1 Owt%。又,促 進第2金屬層之燒結,或延遲之方法,除限定上述玻璃釉 之條件外,其他方法,例如使用市售之媒岩,對金屬粒子 施予燒結延遲處理等亦可^ 氧化物中間層中存在之氧化物,如上述爲第1金屬層 中含有之第1金屬粒子或金屬氧化物,但不必全金屬粒子 或金屬被氧化,一部分被氧化之狀態亦可。此場合下,氧 化物相對於氧化物中間層中之全金屬量,以氧換算較好爲 含有10a t%以上,更好爲25a t%以上。形成之氧 化物中間層之厚度,並未特別限定,依所要電子元件之性 能適當調整即可。一般爲0 · 0 1〜30/zm,特別是 0 . 0 5〜2 0 ym爲較好。氧化物中間層之膜厚,可依 燒結時間或燒結溫度等條件調整。因此,由氧化物中間層 製得之電阻成分,半導體成分,磁性體成分,絕緣體成分 之特性亦可調整。氧化物之存在可藉E PMA,其組成可 藉X線折射測得。 第1金屬層,氧化物中間層,第2金屬層一般依序形 成層狀。但是’如上述氧化物中間層之一部分金屬爲氧化 、張尺度適用中國國家標準(CNS }八4忧祐() (对^阽谇背而之注&事項巧项巧本ίϊί )MnO 'Mn.〇2, T I2O3, Bi2O3' A] _203 can be adjusted to a glass glaze with this softening point. The reason for limiting the temperature range of this softening point is as follows. In order to obtain a low resistance time, it is necessary to disperse the metal particles in the second metal layer in the oxide layer at the same time as the oxidation of the first metal layer precursor. Therefore, "the oxidation of the first metal layer precursor" and the second metal The sintering action of the layers needs to be the same to achieve the above range. Also, 'to obtain high resistance, the soft point of the glass is set to 3 0 0 ° C or more' and 3 50 0 ° C or less, the second metal layer can be sintered before the oxidation reaction of the first metal layer is rapidly generated. Quickly. As a result, it is possible to suppress the above-mentioned problems. ≫ .1. &Amp; events ii. The present ii. Ii. After the Ministry of Shanghai has won the bidding contract, and only consumes the printing paper of the Hezhu Society? : 彳: 牌 (CNS) Λ4 (210X2 ^ ^ 27- Printed by Hezhong Bureau of the Ministry of Economy and Social Affairs of the Dragon Ministry -28-414898 A? _____ 1ϊ7 __ 5. Description of the invention (25) 2 Inside the metal layer Diffusion of metal particles. When the softening point is set to more than 500 ° C and less than 100 ° C, the sintering reaction of the second metal layer is delayed, and the dispersion of metal particles in the second metal layer is also suppressed. In addition, depending on the type of metal used in the metal layer, the above range is slightly changed, so it is better to adjust the temperature appropriately according to the metal used. The glass content of the second metal layer is not particularly limited, and the relative metal component is generally 0 to 2%. wt%, preferably 0 to 1 Owt%. In addition, the method for promoting the sintering or delaying of the second metal layer, in addition to the conditions for limiting the above-mentioned glass glaze, other methods, such as the use of commercially available media rocks, for metal particles The sintering delay treatment can also be applied to the oxide present in the oxide intermediate layer, such as the first metal particles or metal oxides contained in the first metal layer, but it is not necessary that all the metal particles or the metal be oxidized, and a part of the The state of oxidation is also possible. In this case, the oxide is relatively The total metal content in the oxide intermediate layer is preferably 10 a t% or more, more preferably 25 a t% or more in terms of oxygen conversion. The thickness of the oxide intermediate layer to be formed is not particularly limited, and it depends on the desired electronic component. The performance can be adjusted appropriately. Generally, 0 · 0 1 ~ 30 / zm, especially 0. 5 ~ 2 0 ym is preferred. The film thickness of the oxide intermediate layer can be adjusted according to conditions such as sintering time or sintering temperature. Therefore, the characteristics of the resistance component, semiconductor component, magnetic component, and insulator component made from the oxide intermediate layer can also be adjusted. The presence of oxide can be measured by E PMA, and its composition can be measured by X-ray refraction. 1st metal Layer, oxide intermediate layer, and second metal layer generally form a layer in order. However, 'as part of the above oxide intermediate layer, the metal is oxidized, and the scale is applicable to the Chinese National Standard (CNS) 八八 忧 佑 () (Yes ^ Backward Notes & Matters of Matters

4 j[ 4 8 9 £; a 7 137 五、發明説明(26 ) 狀態亦可,或,第2金屬層中之金屬以一般燒結體或途中 之粒子分散。分散之金屬之結晶粒徑,未特別限定,一般 爲0.1〜又,分散之金屬,於氧化物中間層成 爲層狀之場合,或分散之金屬粒子成爲結合之細絲狀路徑 之場合均有。此場合下,絲狀路徑未必爲直線’大多場合 爲折曲之複·雜形狀。因此,由第1金屬層向氧化物中間層 ,及/或由氧化物中間層向第2金屬層之遷移狀態成傾斜 狀。 本發明之電子元件,由基材側起依序具第1電極層, 氧化物中間層,第2電極層。其外側,即第2電極層上設 電鍍亦可。電鍍層例如有Ni ,錫,焊錫等,較好爲鍍鎳 層,與錫或錫鉛合金焊錫層構成。電鍍層,於第2電極層 側較好以鍍鎳層爲外側之構成材料,具低電阻率,浸潰錫 性良好,錫或錫鉛合金焊錫等較好,更好者爲設錫鉛合金 焊錫。電鍍層,爲改善引線安裝時之浸漬錫性,確實進行 與配線扳,引線等之連接,而且因形成覆蓋第2金屬層全 體,可使電阻値穩定,提昇美觀性,保護電極層。 形成電鍍層之方法,並未特別限定,濺射法或使用蒸 鍍法之乾式電鍍均爲可能。習知之電解電鍍法,使用無電 解電鍍法之濕式電鍍較容易設置。使用濕式式時,鍍鎳層 形成於端子電極上,故電解電鍍法較好。又,錫或錫鉛合 金焊錫層,形成被膜之鎳層爲金屬,故使用任一方法均可 ,而電解電鍍法爲較好。電鍍層之膜厚較好爲0 . 1〜 20卩111,更好爲1〜20//111。 本纸掁尺岌適用中國國家彳:?:牟(CNS )以圯相(2iOx2i^>k ) T〇Q~. 414898 經滴部中央標準局只工消费合竹社印裝 A7 Π 7 __________ 五、發明説明(27 ) 基材並未有特別限定,單純之電子元件或基板者,例 如可使用玻璃,鉛,矽等無機材質或各種樹脂材料等。又 ,應用於晶片電阻體,CR複合元件,LR複合元件, L C R複合元件等晶片體1 3至複合元件等時,以絕緣體 及導體之積層晶片體,積層電容器,積層電感器等爲基材 ,形成其端子部等亦可。 以下,說明本發明電子元件之製造方法。 第1及第2金屬層用糊,係將上述各種金屬粒子*及 有機展色料混而成。 於上述基材,藉印刷,轉印,或浸凟法使第1金屬層 用糊乾燥,燒結。乾燥條件,並未特別限定,一般爲5 ◦ 〜200 °C,更好爲60〜200 °C,5〜10分或10 〜6 0分。燒結,係在第1金屬層未被氧化之條件下進行 ,在中性乃至氧化性環境中進行燒結。環境氣體·,並未特 別限定,較好爲氮氣,氮-氫混合氣體。混合氣體中之氮 濃度爲50〜99%,更好爲80〜98%…燒結溫度較 好爲300〜1 50〇°C,更好爲600〜1 000°C, 燒結時間,於上述溫度範圍保持0〜1小時左右較好。 在所得之第1金屬層前驅體上,以印刷,轉印,或浸 漬法使第2金屬層用糊乾燥。此時,依電子元件之機能或 電路印刷圖型亦可。乾燥條件,並未特別限定,一般爲 50〜200 °C,5〜10分鐘。 之後,進行燒結。燒結條件係,在第1金屬層前驅體 含有之金屬粒子氧化之氧分壓,且第2金屬層用糊含有之 本紙張尺度適用中國國家梂準(CNS ) Λ Ί ΐ义枯(210 X π r公片) (对^阽说背而之注*·^项沔功巧本苡)4 j [4 8 9 £; a 7 137 5. State of the invention (26) It is also possible, or the metal in the second metal layer is dispersed as a general sintered body or particles in the middle. The crystal particle size of the dispersed metal is not particularly limited, but it is generally 0.1 to 1. The dispersed metal is used when the oxide intermediate layer is formed into a layer, or when the dispersed metal particle becomes a combined filamentary path. In this case, the filamentary path is not necessarily a straight line. In many cases, it is a complex complex shape with a meander. Therefore, the migration state from the first metal layer to the oxide intermediate layer and / or from the oxide intermediate layer to the second metal layer is inclined. The electronic component of the present invention includes a first electrode layer, an oxide intermediate layer, and a second electrode layer in this order from the substrate side. The outer surface, that is, the second electrode layer may be plated. The plating layer includes, for example, Ni, tin, solder, etc., and is preferably a nickel plating layer and is composed of a tin or tin-lead alloy solder layer. The plating layer is preferably composed of a nickel plating layer as an outer material on the second electrode layer side, and has a low resistivity, good tin dipping, tin or tin-lead alloy solder, etc., and a tin-lead alloy is more preferable Solder. In order to improve the impregnability of the lead when the lead is mounted, the electroplated layer is surely connected to the wiring board, the lead, etc., and the entire second metal layer is formed to stabilize the resistance, improve the appearance, and protect the electrode layer. The method for forming the plating layer is not particularly limited, and both a sputtering method and a dry plating method using an evaporation method are possible. In the conventional electrolytic plating method, wet plating using an electroless plating method is easier to set up. When the wet type is used, the nickel plating layer is formed on the terminal electrodes, so the electrolytic plating method is preferred. In addition, a tin or tin-lead alloy solder layer and a nickel layer forming a film are metal, so any method may be used, and electrolytic plating is preferred. The film thickness of the plating layer is preferably from 0.1 to 20 卩 111, more preferably from 1 to 20 // 111. The size of this paper is applicable to the Chinese country. :: ((CNS) and the prime minister (2iOx2i ^ &k; k) T〇Q ~. 414898 The Central Standards Bureau of the Ministry of Economics and Industry only prints and prints A7 Π 7 __________ 5. Description of the invention (27) The substrate is not particularly limited. For those who are simply electronic components or substrates, for example, inorganic materials such as glass, lead, and silicon, or various resin materials can be used. In addition, when used in chip resistors such as chip resistors, CR composite elements, LR composite elements, and LCR composite elements, to composite elements, multilayer substrates such as insulators and conductors, multilayer capacitors, and multilayer inductors are used as substrates. The terminal portion and the like may be formed. Hereinafter, a method for manufacturing an electronic component according to the present invention will be described. The first and second metal layer pastes are obtained by mixing the above-mentioned various metal particles * and an organic coloring material. The first metal layer is dried and sintered on the substrate by printing, transferring, or dipping. The drying conditions are not particularly limited, but are generally 5 to 200 ° C, more preferably 60 to 200 ° C, 5 to 10 minutes or 10 to 60 minutes. Sintering is performed under the condition that the first metal layer is not oxidized, and sintering is performed in a neutral or even oxidizing environment. The ambient gas is not particularly limited, but a nitrogen gas and a nitrogen-hydrogen mixed gas are preferred. The nitrogen concentration in the mixed gas is 50 ~ 99%, more preferably 80 ~ 98% ... The sintering temperature is preferably 300 ~ 150 ° C, more preferably 600 ~ 1000 ° C, and the sintering time is within the above temperature range. It is better to keep it for about 0 ~ 1 hour. On the obtained first metal layer precursor, the paste for the second metal layer is dried by printing, transfer, or dipping. At this time, it can also be printed according to the function of the electronic component or the circuit. The drying conditions are not particularly limited, but are generally 50 to 200 ° C, and 5 to 10 minutes. After that, sintering is performed. The sintering conditions are based on the partial pressure of oxygen oxidized by the metal particles contained in the precursor of the first metal layer, and the paper size contained in the paste for the second metal layer is applicable to China National Standards (CNS) Λ Ί ΐ Yiku (210 X π (r public film) (Note to ^ 背 for the opposite ** ^ 沔 沔 功 巧 本 苡)

-30- 經步.部中央標卑局妇工消贽合竹社印裝 414898 A7 ill 五、發明説明(28 ) 金屬粒子不被氧化之氧分壓進行燒結。因此,依金屬粒子 之種類等適當調整氧分壓亦可。燒結溫度,較好爲4 〇 〇 〜900 °C,更好爲500〜800 °C,控制電阻値時, 設定爲上述溫度範圍即可。燒結時間,於上述溫度範圍保 持0〜1小時較好。此時’第1金屬層前驅體之與第2金 屬層用糊之界面附近被氧化之同時,較好第2金屬層中之 金屬分散於氧化物中間層內形成氧化物中間層,第1金屬 層及第2金屬層形成。 又,第1金屬層爲電鍍層亦可。此場合下,塗布第1 金屬層用糊作爲底層金屬層,於其上設電鍍層作爲第1金 屬層亦。藉底層金屬層之設置,電鍍層變爲容易形成。電 鍍層之形成方法有電解電鍍,無電解電鍍等濕式電鍍,或 濺射法,蒸鍍法等乾式電鍍。 以下,針對本發明之電子元件之應用例,應用於晶片 電阻體及積層陶瓷電容器之例作說明。該晶片電阻體及積 層陶瓷電容器|係以鈦酸鋇爲絕緣體或介電體,以鎳爲內 部導體埋設者作成導通晶片。因此,晶片電阻體之兩端面 成爲電連接狀態,積層陶瓷電容器之兩端面一般成爲內部 導體交互連接之狀態。 構成絕緣體層之絕緣體材料,並無特別限定,可用各 種絕緣體材料。例如,氧化鈦系’鈦酸系複合氧化物’或 其混合物等較好氧化鈦系,必要時爲小N i 0 ’ C u〇, Mn3〇4 ’ A I2O3 1 MgO ’ S i 〇2等總 g十含有 〇.001〜30wt%程度之Ti〇2等’鈦酸系複合氧 本紙張尺度適用中國國家d- ( CNS ) Λ4圯枯(210X297.^« ) _31 . (->J?iL閱谇# 而之ii.&fir.-l'i^vs本 R )-30- Jingbu. Printed by the Women's Workers of the Central Bureau of Standards and Beneath, printed by Hezhu Society 414898 A7 ill 5. Description of the invention (28) Metal particles are not sintered by the oxygen partial pressure of oxidation. Therefore, the oxygen partial pressure may be appropriately adjusted depending on the type of the metal particles and the like. The sintering temperature is preferably from 400 to 900 ° C, more preferably from 500 to 800 ° C. When the resistance is controlled, the temperature range may be set as described above. The sintering time is preferably kept in the above temperature range for 0 to 1 hour. At this time, while the vicinity of the interface between the precursor of the first metal layer and the paste for the second metal layer is oxidized, the metal in the second metal layer is preferably dispersed in the oxide intermediate layer to form an oxide intermediate layer. A layer and a second metal layer are formed. The first metal layer may be a plating layer. In this case, the first metal layer paste is applied as the underlying metal layer, and a plating layer is provided thereon as the first metal layer. With the arrangement of the underlying metal layer, the plating layer becomes easy to form. The method for forming the electroplated layer includes wet plating such as electrolytic plating and electroless plating, or dry plating such as sputtering and evaporation. Hereinafter, an application example of the electronic component of the present invention to an example of a chip resistor and a multilayer ceramic capacitor will be described. The chip resistor and multilayer ceramic capacitor are made of barium titanate as an insulator or a dielectric, and nickel is used as an internal conductor to make a conductive chip. Therefore, both ends of the chip resistor are electrically connected, and both ends of the multilayer ceramic capacitor are generally in a state where the internal conductors are alternately connected. The insulator material constituting the insulator layer is not particularly limited, and various insulator materials can be used. For example, titanium oxide-based 'titanate-based composite oxides' or mixtures thereof are preferably titanium oxide-based, and if necessary, they are small N i 0' C u〇, Mn3 04 'A I2O3 1 MgO' S i 〇2, etc. The g paper contains 0.001 ~ 30wt% Ti02 and other 'titanate-based composite oxygen papers. This paper is suitable for Chinese national standard d- (CNS) Λ4 圯 (210X297. ^ «) _31.谇 而 # and ii. &Amp; fir.-l'i ^ vs 本 R)

經^—部中央標卑局K工消费合作社印製 414898 A7 ——___ B7 五、發明説明(29 ) 化物有例如鈦酸鋇B a 丁 i 〇3等。:β ^ /T i之原子比爲 Ο ‘ 95〜1 - 20 ’鈦酸系複合氧化物(BaTi〇3) ,亦可含有MgO’CaO,Mn3〇4,Y2〇3, V2〇5, Zn〇, Zr〇2,Nt>2〇5, Cr2〇3, Fe2〇3,P2〇5’ Sr〇,Na2〇 ,K2〇等總計 0 _ 0 0 1 _〜3 0 w t %。又,爲燒結溫度,線膨脹率之 調整’亦可含有(BaCa) S i 〇3玻璃等。絕緣體層之 厚度並無特別限定,一般爲1 〇〜1 〇〇 O/zm左右。 構成介電體層之介電體材料,並無特別限定,可用各 種介電體材料’例如上述氧化鈦系,鈦酸系複合氧化物, 或其混合物等較好。氧化鈦系亦和上述相同。又,爲燒結 溫度,線膨脹率之.調整,亦可含有(BaCa) Si〇3玻 璃等。介電體層一層之厚度,並無特別限定,一般爲5〜 2 0 。又積層數並無特別限定,一般爲2〜3 0 0左Printed by the Ministry of Standards and Industry Bureau, K-Consumer Cooperatives 414898 A7 ——___ B7 V. Description of the Invention (29) The compounds are, for example, barium titanate Ba a but i 〇3. : The atomic ratio of β ^ / T i is 0 '95 ~ 1-20', titanic acid-based composite oxide (BaTi〇3), and may also contain MgO'CaO, Mn304, Y203, V205, Zn 〇, Zr〇2, Nt > 205, Cr203, Fe203, P205 'Sr〇, Na2〇, K2〇, etc. total 0 _ 0 0 1 _ ~ 3 0 wt%. The adjustment of the linear expansion coefficient for the sintering temperature may also include (BaCa) S i 03 glass or the like. The thickness of the insulator layer is not particularly limited, but is generally about 100 to 100 O / zm. The dielectric material constituting the dielectric layer is not particularly limited, and various dielectric materials such as the above-mentioned titanium oxide-based, titanic acid-based composite oxide, or a mixture thereof may be used. The titanium oxide system is also the same as described above. It is also possible to adjust the linear expansion coefficient for the sintering temperature, and it may also contain (BaCa) Si03 glass or the like. The thickness of the dielectric layer is not particularly limited, but is generally 5 to 20. The number of layers is not particularly limited, but is generally 2 to 3 0 0

右D 內部導體含有之導電材未特別限定,絕緣體層構成材 料使用耐還元性者,則可使用便宜之賤金屬。導電材使用 之金屬較好爲N i或N i合金。N i合金較好爲從Μη, Cr,Co,A1等選擇之1種以上元素與Ni之合金, 合金中之N i含有量較好爲9 5w t %以上。 又,N i或N i合金中,亦可含有P等各種微量成分 〇 . 1 w t % 以下。 內部導體之厚度依用途等適當決定即可’一般較好爲 0 · 5 〜5 A m。 本紙張尺度適用中國國家榡準(CNS ) AM.Uii ( 210Χ207Λ>ί;. ) _ β2 -The conductive material contained in the right D internal conductor is not particularly limited. If the insulation layer constituting material is made of a material that is resistant to reversion, an inexpensive base metal can be used. The metal used for the conductive material is preferably Ni or Ni alloy. The Ni alloy is preferably an alloy of one or more elements selected from Mn, Cr, Co, A1, and Ni, and the Ni content in the alloy is preferably 95% by weight or more. The Ni or Ni alloy may contain various trace components such as P to 0.1 wt% or less. The thickness of the internal conductor may be appropriately determined depending on the application and the like, and is generally preferably from 0.5 to 5 A m. This paper size applies to China National Standards (CNS) AM.Uii (210 × 207Λ >ί;.) _ β2-

(r.'fJL間讀艿而之注&事項洱填(?|>本TJC(Notes from r.'fJL and notes & matters filled out (? | > this TJC

414898 a7 __________U1 —_—____ _ 五、發明説明(3〇 ) 以下,說明晶片電阻體及積層陶瓷電容器之製造方法 〇 本發明之晶片電阻體及積層陶瓷電容器,係使用糊藉 —般之印刷法或切片法製造生晶片,再燒結,之後,以浸 漬法塗布形成第1金屬層用糊,在中性乃至氧化性環境中 燒結於兩端面形成第1金屬層前驅體。據此得兩端面間電 導通之晶片體。在所晶片體之兩端面塗布形成第2金屬層 用糊,於氧化性環境中燒結俾於第1金屬層前驅體之與第 2金屬層用糊之界面附近,形成第1金屬層前驅體所含有 金屬被氧化之氧化物中間層之同時,該氧化層擴散於第2 金屬層含有之未融合金屬中,結果,氧化層內第2金屬層 所含金屬成爲分散狀態。控制其分散量,即可控制氧化物 中間層之電阻値。以下具體說明之。 .絕緣體層用糊或介電體層用糊,係將絕緣體原料或介 電體原料與有機展色料混練,製造。 絕緣體原料,或介電體原料,係使用絕緣體層或介電 體層之組成粉未。絕緣體原料,或介電體原料之製造方法 沒有限定,例如鈦酸系複合氧化物使用鈦酸鋇時,可使用 在藉水熱合成法合成之B a T i 〇3混合副成分原料之方法 。又,將共沈法,溶膠,凝膠法’鹼加水分解法,沈澱混 合法等所得沈澱物與副成分原料之混合物預燒,合成亦可 。又,副成分原料可使用氧化物,或燒結後成氧化物之各 種化合物,例如炭酸鹽,草酸鹽,硝酸鹽,羥化合物,有 機金屬化合物等之至少一種。 本紙張尺度適用中國國家榡準(CNS ) 格(2]Οχ2<Π»ί; ) _ 33 - "' (-^閱^背而之^念事^^^寫本茛)414898 a7 __________U1 —_—____ _ 5. Explanation of the invention (30) The following describes the method for manufacturing chip resistors and multilayer ceramic capacitors. The chip resistors and multilayer ceramic capacitors of the present invention use paste-like printing method. A green wafer is produced by a slicing method, and then sintered. After that, the first metal layer paste is applied by dipping to form a first metal layer precursor. The first metal layer precursor is sintered in a neutral or oxidizing environment. Based on this, a chip body with electrical conduction between both ends is obtained. The second metal layer paste is coated on both ends of the wafer body, and sintered in an oxidizing environment near the interface between the first metal layer precursor and the second metal layer paste to form a first metal layer precursor. While the oxide-containing intermediate layer containing the metal is oxidized, the oxide layer diffuses into the unfused metal contained in the second metal layer. As a result, the metal contained in the second metal layer in the oxide layer becomes dispersed. By controlling the amount of dispersion, the resistance of the oxide intermediate layer can be controlled. This is specifically explained below. . The paste for the insulator layer or the paste for the dielectric layer is manufactured by kneading the insulator raw material or the dielectric raw material with the organic coloring material. The insulator material or the dielectric material is a composition powder using an insulator layer or a dielectric layer. There is no limitation on the manufacturing method of the insulator material or the dielectric material. For example, when barium titanate is used as the titanate-based composite oxide, a method of mixing B a T i 〇3 synthesized by a hydrothermal synthesis method can be used. In addition, the mixture of coprecipitation method, sol, gel method 'alkali hydrolyzation method, precipitation mixing method, etc., and the mixture of the precipitate and the raw material of the subcomponent are pre-fired, and the synthesis is also possible. In addition, as the auxiliary component raw material, oxides or various compounds which become oxides after sintering can be used, such as at least one of carbonate, oxalate, nitrate, hydroxyl compound, organic metal compound, and the like. This paper size applies to the Chinese National Standards (CNS) grid (2) Οχ2 < Π »ί;) _ 33-" '(-^ 读 ^ 背 ^ 之 ^ 念 事 ^^^ 写 本 写)

414898 ___}!7 ___ 五、發明説明(31 ) 絕緣體原料,或介電體原料之平均粒子徑,依目的之 絕緣體層或介電體層之平均結晶粒徑決定即可’一般使用 平均粒子徑爲0 · 3〜1 . Οαιπ之粉末。 有機展色料,係將黏合劑溶解於有機溶劑中者。有機 展色料使用之黏合劑沒有特別限制,由乙基纖維素等之各 種黏合劑適.當選擇即可。又,使用之有機溶劑亦無特別限 定,依印刷法,或切片法等利用方法從萜品醇,二甘醇一 丁醚,丙酮,甲苯等各種有機溶劑適當選擇即可。 內部導體用糊,係將上述各種導電性金屬,或合金’ 或燒結後成上述導電材之各種氧化物,有機金屬化合物’ 樹脂酸鹽等,與上述有機展色料混練,調製。 上述各糊中之有機展色料之含有量未特別限制,—般 之含有量,例如黏合劑1〜5wt%,溶劑1 0〜 5 Ow t %即可。又,各糊中,必要時可含有從各種分散 劑,可塑劑,絕緣體等選擇之添加物。其總含量較好爲 1 0 w t %以下= 使用切片法時,若爲晶片電阻體,則使用絕緣體層用 糊形成生片,將該生片絕緣體爲特定厚度,於其上印刷內 部導體用糊,再將生片絕緣體爲特定厚度。又,若爲積層 陶瓷電容器,使用介電體層用糊形成生片,將該生片數片 予以積層,於其上印刷內部電極用糊,再將生片積層,如 此將印刷有內部電極之薄片與生片交互積層,最後積層特 定片數之生片。之後,熱壓著,切成特定形狀,成爲生晶 片。又,於晶片電阻體爲使內部導.體之導通完全,亦可將 本紙张尺度適用中國國家榡莩(CNS ) ΛΟΙ% ( 2ΙΟΧ2<Π.公《. ) _ 34 - 414898 A7 ____—___H7 五、發明説明(32 ) 絕綠體薄片,形成有內部導體之薄片交互積層。 燒結前進行脫黏合劑處理之條件爲一般即可。內部導 體之導電材使用N i或N i合金等賤金屬時,較好以下述 條件進行。 昇溫速度:5〜3 0 0 °C/時間,更好是1〇〜 1 0 0 t /時間 保持溫度:200〜400 °C,更好是250〜414898 ___}! 7 ___ 5. Description of the invention (31) The average particle diameter of the insulator material or dielectric material can be determined according to the average crystal particle size of the intended insulator layer or dielectric layer. 'Generally used average particle diameter is 0 · 3 ~ 1. 〇αιπ powder. Organic colorants are those in which the binder is dissolved in an organic solvent. The binder used for the organic color developing material is not particularly limited, and various binders such as ethyl cellulose are suitable. It can be selected appropriately. In addition, the organic solvent to be used is not particularly limited, and it may be appropriately selected from various organic solvents such as terpineol, diethylene glycol monobutyl ether, acetone, toluene and the like according to a printing method or a slice method. The paste for internal conductors is obtained by kneading and preparing the above-mentioned various conductive metals or alloys 'or various oxides, organic metal compounds' resin salts, etc., which are sintered into the above-mentioned conductive materials, and the above-mentioned organic pigments. The content of the organic coloring material in each of the above pastes is not particularly limited, and the general content is, for example, 1 to 5 wt% of the binder and 10 to 5 Owt% of the solvent. Each paste may contain additives selected from various dispersants, plasticizers, insulators, and the like, as necessary. The total content is preferably 10 wt% or less = When the chip method is used, if a chip resistor is used, a green sheet is formed using a paste for an insulator layer, and the green sheet insulator is printed to a specific thickness, and a paste for an internal conductor is printed thereon. , And then the green sheet insulator to a specific thickness. In the case of a multilayer ceramic capacitor, a green sheet is formed using a paste for a dielectric layer, and several sheets of the green sheet are laminated, and an internal electrode paste is printed thereon. Laminate with greens alternately, and finally stack a specific number of greens. After that, it is hot-pressed, cut into a specific shape, and becomes a green wafer. In addition, in order to complete the internal conduction of the chip resistor, the paper size can also be applied to the Chinese national standard (CNS) ΛΟΙ% (2ΙΟχ2 < Π. 公 《.) _ 34-414898 A7 ____—___ H7 2. Description of the invention (32) The insulation body sheet is formed by lamination of internal conductors. The conditions for performing the debinding treatment before sintering are generally sufficient. When a base metal such as Ni or Ni alloy is used as the conductive material of the internal conductor, it is preferably performed under the following conditions. Heating rate: 5 ~ 3 0 0 ° C / time, more preferably 10 ~ 1 0 t / time Holding temperature: 200 ~ 400 ° C, more preferably 250 ~

3 0 〇 °C 溫度保持時間:〇 . 5〜2 4小時,更好是5〜2 0 小時 環境:空氣中 經¾.部中决標準局只工消合竹社印製 生晶片燒結時之環境,依內部導體用糊中之導電材料 類適當決定即可。導電材使用N i或N i合金等賤金屬時 ,燒結環境以N2爲主成分,H2 1〜1 〇%,及1 〇〜 3 5 °C中之水蒸氣壓所得之h2〇氣體混合者爲較好。氧分 壓爲1 0— 8〜1 〇_12氣壓較好。氧分壓小於上述範圍時 ’內部導體之導電材引起異常燒結,中途產生不良之情況 發生。 又’氧分壓大於上述範圍時,內部導體有氧化之傾向 〇 燒結時之保持溫度爲1100〜1400 °c,更好爲 1 2 0 0〜1 3 0 0 °C。保持溫度小於上述範圍時,細密 化不夠,大於上述範圍時,內部電極容易切斷。又,燒結 時之溫度保持時間爲0 _ 5〜8小時,更好爲1〜3小時 本紙张尺度適用中國國冥:標本(CNS ) ( 210X2扪公# ] _ oc _ ~3 0 〇 ° C Temperature holding time: 0.5 ~ 2 4 hours, more preferably 5 ~ 20 hours Environment: In the air, the Ministry of Standards and Standards Bureau only deals with the sintering of printed wafers produced by the Bamboo Society. The environment may be appropriately determined according to the conductive materials in the paste for internal conductors. When using Ni or Ni alloy as the conductive material, the sintering environment is composed of N2 as the main component, H2 1 to 10%, and h2O gas obtained by water vapor pressure at 10 to 35 ° C. better. The partial pressure of oxygen is preferably 10-8 to 10-20. When the oxygen partial pressure is smaller than the above range, the conductive material of the internal conductor is abnormally sintered, causing a defect in the middle. When the oxygen partial pressure is larger than the above range, the internal conductor tends to be oxidized. The holding temperature during sintering is 1100 to 1400 ° C, and more preferably 120 to 130 ° C. When the holding temperature is less than the above range, the density is insufficient, and when the holding temperature is more than the above range, the internal electrode is easily cut off. In addition, the temperature retention time during sintering is 0 _ 5 to 8 hours, and more preferably 1 to 3 hours.

經步-部中央標卑而只工消费合竹社印V 414898 A7 ________ ]\Ί 五、發明説明(33 )Jingbu-Ministry Central Standardization and Consumption Hezhusha Seal V 414898 A7 ________] \ Ί 5. Description of the Invention (33)

Q 在還元性環境中燒結時’對晶片電阻體或積層陶瓷電 容器施予退火較好。退火,係使絕緣體層再氧化之處理, 據此可加長IR加速壽命。 退火環境中之氧分壓爲1 〇_6氣壓以上,更好爲 10 6〜1.0 8氣壓。氧分壓小於上述範圍時絕緣體層或 介電體層之再氧化困難,大於上述範圍則內部導體有氧 化傾向。 退火時之保持溫度爲1 1 0 〇°C以下,更好爲5 〇 0 〜1 0 0 0 °c。保持溫度小於上述範圍時,絕緣體層或介 電體層之氧化不足,壽命短,大於上述範圍時內部導體氧 化,不僅電流容量,電容器容量降低,與絕緣體底層,介 電體底層起反應,壽命變短。 又,退火工程僅由昇溫及降溫構成亦可。此場合下, 溫度保持時間爲零,保持溫度等於最高溫度。又,溫度保 持時間爲0〜2 0小時,較好爲2〜1 0小時,環境用氣 體較好使用加濕之H2氣體等。 又,上述脫黏合劑處理,燒結,及退火各工程中,對 N 2,Η 2或混合氣體等加濕可使用例如加濕器。此場合下 ,水溫較好爲5〜7 5 °C。 脫黏合劑處理工程,燒結工程,及退火工程可連續, 或獨立進行。 連續進行時,脫黏合劑處理後,不進行冷卻,變更環 境,之後昇溫至燒結之保持溫度進行燒結。接著,冷卻, 本紙張尺度適用中國國家標隼(CNS ) Λ)( 2ΙΟΧ29λ:.>ΐί'") ~Q When sintering in a reducing environment, it is better to anneal wafer resistors or multilayer ceramic capacitors. Annealing is a process of reoxidizing the insulator layer, which can prolong the IR accelerated life. The partial pressure of oxygen in the annealing environment is more than 10-6 atmospheres, more preferably 10 6 to 1.0 8 atmospheres. When the oxygen partial pressure is smaller than the above range, it is difficult to reoxidize the insulator layer or the dielectric layer. When the oxygen partial pressure is larger than the above range, the internal conductor tends to be oxidized. The holding temperature during annealing is 110 ° C or lower, more preferably 500 ° C to 100 ° C. When the holding temperature is lower than the above range, the insulator layer or the dielectric layer is insufficiently oxidized and the life is short. When the temperature is higher than the above range, the internal conductor is oxidized, which not only reduces the current capacity and the capacitor capacity, but also reacts with the bottom layer of the insulator and the bottom layer of the dielectric to shorten the life. . In addition, the annealing process may consist only of heating and cooling. In this case, the temperature holding time is zero and the holding temperature is equal to the maximum temperature. The temperature holding time is from 0 to 20 hours, preferably from 2 to 10 hours. For the environmental gas, humidified H2 gas or the like is preferably used. In addition, in the above-mentioned processes of debinding treatment, sintering, and annealing, for example, humidifiers such as N 2, K 2, and mixed gas can be used for humidification. In this case, the water temperature is preferably 5 ~ 7 5 ° C. The debinding treatment process, sintering process, and annealing process can be performed continuously or independently. In the continuous process, after the de-binder treatment, the environment is not changed without cooling, and then the temperature is raised to the sintering holding temperature for sintering. Then, after cooling down, this paper size applies Chinese National Standard (CNS) Λ) (2ΙΟΧ29λ:. ≫ ΐί '") ~

Λ7 137 414898 五 '發明説明(34 )Λ7 137 414898 five 'Explanation of invention (34)

當達退火工程之保持溫度時變更環境以進行退火較好J 獨立進行時,脫黏合劑處理工程,昇溫至特定之保持 溫度,保持特定時間後,降溫至室溫。此時之脫黏合劑環 境,和連續進行之場合爲同樣。又,退火工程係昇溫至特 定之保持溫度,保持特定時間後,降溫至室溫β此時之退 火環境,係和連續進行之場合相同。又,脫黏合劑工程, 及燒結工程連續進行,退火工程獨立進行亦可,僅脫黏合 劑工程獨立進行,燒結工程與退火工程連續進行亦可。 以下,說明金屬層,氧化物中間層之形成方法.。 在上述氧化性環境中燒結,氧化之金屬粒子,必要時 與玻璃釉分散於展色料中以得第1金屬層用糊。 •-0 在上述氧化性環境中燒結未被氧化之金屬粒子,必要 時與玻璃釉分散於展色料中以得第2金屬層用糊。 在上述所得晶片體,藉浸漬法塗布第1金屬層用糊後 乾燥之。乾燥條件,並未特別限制,一般爲5 0〜 2 0 0 °C,0〜1小時。 經滅部中央標淖局只工消#'合竹社印鉍 將上述塗布之第1金屬層糊燒結於晶片體。燒結條件 爲在N 2之中性乃至N 2 + Η 2之混合氣體之還元性環境中 ,以600〜1000 °C左右,〇〜1小時進行燒結較好 〇 如上述般,形成第1電極層前驅體後,塗布形成第2 金屬層用糊。此時之條件爲和第1電極層用糊之場合相同 〇 如上述,塗布形成第2金屬層用糊後,於氧化性環境 本紙乐尺度適用中國國CNS ) ΛΊ規ft ( 2】0X2<J7^i/ -37 經溁部中央標卑局只工消费合竹社印% 38- ^14898 -__Η 7____ 五、發明説明(35 ) 中,例如大氣中,以4 ◦ 0〜9 0 0 °C左右,進行0〜1 小時燒結。燒結過程中,僅第1金屬層前驅體之表層被氧 化,在第1金屬層與第2金屬層之間,形成具第1金屬層 所含金屬之氧化物之均一氧化物中間層。又,此時,較好 是第2金屬層含有之金屬粒子分散於其中。 又,將形成有金屬層之晶片體浸漬於Ni ,錫,或錫 鉛合金之鍍焊浴中,以形成N i層/錫或錫鉛合金層之電 鍍層亦可。藉電鍍層之形成,可提昇耐焊蝕性•及吸焊性 。N i層/錫或錫,鉛合金層之厚度未特別限制,一般爲 1 〜2 0 a m。 圖1爲上述製造之應用本發明之C R複合電子元件之 構成例。圖1中,CR複合電子元件具有介電體層2,內 部電極層3,第1金屬層4,氧化物中間層5,及第2金 屬層6。又,第1,第2金屬層4,6及氧化物中間層5 構成之端子電極,較好於其外側具電鍍層。又,氧化物中 間層5具有依最小膜厚及金屬氧化物等界定之導電率產生 之電阻値。 此處,圖1爲將氧化物中間層5形成於CR複合電子 元件之兩方端子之場合,但亦可僅形成於任一方。此場合 下,具等效串聯電阻之端子電極僅爲其中任一方。但是, 一般工程,氧化物中間層係形成於兩方端子。 圖2爲上述製造之應用本發明之晶片電阻體之構成例 。圖2中,晶片電阻體具有絕緣體層1 2,內部導體1 3 ,第1金屬層4,氧化物中間層5,及第2金屬層1 6。 本紙張尺度適用中國國家標4M CNS ) ΛΊ圯祜(210X2?7公ΐ/.) (-尤閲靖负而之注总肀項孙iA朽本万)When the holding temperature of the annealing process is reached, it is better to change the environment to perform the annealing. J When it is performed independently, the de-binding agent treatment process is heated to a specific holding temperature, and after the specific time is maintained, it is cooled to room temperature. The debonding environment at this time is the same as in the case of continuous operation. In addition, the annealing process is performed by increasing the temperature to a specific holding temperature, and then maintaining the temperature to room temperature β after holding for a specific period of time. In addition, the de-binding agent project and the sintering process are continuously performed, and the annealing process may be performed independently. Only the de-binding agent process may be performed independently, and the sintering process and the annealing process may be continuously performed. Hereinafter, a method for forming a metal layer and an oxide intermediate layer will be described. The oxidized metal particles sintered in the above oxidizing environment are dispersed with a glass glaze in a color developing material as necessary to obtain a paste for the first metal layer. • -0 Sinter the non-oxidized metal particles in the above oxidizing environment, and disperse with the glass glaze in the coloring material if necessary to obtain the second metal layer paste. The wafer body obtained above was coated with the first metal layer paste by a dipping method and then dried. The drying conditions are not particularly limited, but are generally 50 to 200 ° C, and 0 to 1 hour. After the central Ministry of Standards and Technology of the Ministry of Defense, only Gong eliminates the printed bismuth of Hezhushe. The above-mentioned coated first metal layer paste is sintered on the wafer body. The sintering conditions are such that the sintering is performed at a temperature of about 600 to 1000 ° C in a neutral environment of N 2 neutral or even a mixed gas of N 2 + Η 2. The first electrode layer is formed as described above. After the precursor, the second metal layer paste is applied to form a paste. The conditions at this time are the same as those in the case of the paste for the first electrode layer. As described above, after the paste for the second metal layer is applied, it is applicable to the CNS of China in an oxidizing environment. ^ i / -37 The Central Bureau of Economic Affairs of the Ministry of Economic Affairs only consumes the seal of the Hezhu Society. 38- ^ 14898 -__ Η 7____ 5. In the description of the invention (35), for example, in the atmosphere, 4 ◦ 0 ~ 9 0 0 ° C Sintering takes about 0 to 1 hour. During the sintering process, only the surface layer of the first metal layer precursor is oxidized, and an oxide having a metal contained in the first metal layer is formed between the first metal layer and the second metal layer. A uniform oxide intermediate layer. In this case, it is preferable that metal particles contained in the second metal layer are dispersed therein. Further, the wafer body on which the metal layer is formed is immersed in Ni, tin, or tin-lead alloy plating. In the bath, it is also possible to form a plating layer of Ni layer / tin or tin-lead alloy layer. The formation of the plating layer can improve the soldering resistance and solder absorption. Ni layer / tin or tin, lead alloy layer The thickness is not particularly limited, and is generally 1 to 20 am. Fig. 1 shows the CR composite electronic element manufactured by the present invention to which the present invention is applied. An example of the structure of the element. In FIG. 1, the CR composite electronic device includes a dielectric layer 2, an internal electrode layer 3, a first metal layer 4, an oxide intermediate layer 5, and a second metal layer 6. Also, the first and second The terminal electrode composed of the metal layers 4, 6 and the oxide intermediate layer 5 preferably has a plating layer on the outer side. In addition, the oxide intermediate layer 5 has a resistance generated by the conductivity defined by the minimum film thickness and the metal oxide. Here, FIG. 1 is a case where the oxide intermediate layer 5 is formed on both sides of the CR composite electronic component, but it may be formed only on either side. In this case, the terminal electrode with equivalent series resistance is only among them. Either. However, in general engineering, the oxide intermediate layer is formed on both terminals. Fig. 2 shows an example of the structure of a wafer resistor to which the present invention is applied. In Fig. 2, the wafer resistor has an insulator layer 12 and an inner portion. Conductor 1 3, the first metal layer 4, the oxide intermediate layer 5, and the second metal layer 16 6. This paper size is applicable to Chinese national standard 4M CNS) ΛΊ 圯 祜 (210X2 ~ 7mm //)) (-especially reading (Jing Nian and Zhu Zhe, the grand total of Xiang Sun iA, 10,000 yuan)

414898 A7 H7 ______________ 五、發明説明(36 ) 又,第1,第2金屬層及氧化物中間層構成之端子電極’ 較好於其外側具電鍍層1 7。 〔實施例〕 以下,以實施例具體說明本發明。 〔實施例1〕 〔介電體層1〕 準備BaC〇3(平均粒徑:2 ‘ 0#m)及Ti〇2 (平均粒徑:2 . 0 #m)作爲介電體層之主原料。B a /Ti之原子比爲1 · 00 »此外,準備0 . 2wt%之414898 A7 H7 ______________ 5. Description of the invention (36) It is preferable that the terminal electrode composed of the first and second metal layers and the oxide intermediate layer is provided with a plating layer 17 on its outer side. [Examples] Hereinafter, the present invention will be specifically described using examples. [Example 1] [Dielectric layer 1] BaC03 (average particle diameter: 2'0 # m) and TiO2 (average particle diameter: 2.0 # m) were prepared as main raw materials of the dielectric layer. The atomic ratio of B a / Ti is 1. 00 »In addition, 0.2 wt%

MnCOs,0 · 之 MgC〇3,2 . lwt% 之 Y 2 Ο 3 > 2 · 2wt%之(BaCa) Si〇3作爲 B a T i 〇3之添加物。將各原料粉末以水中球磨機混合, 乾燥之。將所得混合粉於1 2 5 0°C預燒2小時。將預燒 分於水中球磨機粉碎,乾燥之。於所得預燒粉加入丙烯基 樹脂等黏合劑,氯化甲基及丙酮作爲有機溶劑混合,製作 介電體漿。將所得之介電體漿使用刮刀製成介電體生片。 〔內部電極〕 準備賤金屬之Ni粉末(平均粒徑:〇 . 8#m)作 爲內部電極材料,再添加乙基纖維素作爲有機黏合劑,透 平油作爲有機溶劑,使用三輥混練機製成內部電極用糊。 (-^間·"背而之注念'"项再填.^本及)MnCOs, 0 · MgC03, 2.1 wt% Y 2 0 3 > 2 · 2 wt% (BaCa) Si〇3 as an additive of B a T i 〇3. Each raw material powder was mixed with a water ball mill and dried. The obtained mixed powder was calcined at 1 250 ° C for 2 hours. The pre-calcination was divided into water ball mills and crushed and dried. A binder such as a propylene resin was added to the obtained calcined powder, and methyl chloride and acetone were mixed as an organic solvent to prepare a dielectric slurry. The obtained dielectric slurry was made into a green dielectric sheet using a doctor blade. [Internal electrode] Ni powder (average particle size: 0.8 # m) of base metal was prepared as an internal electrode material, and ethyl cellulose was added as an organic binder, and turbine oil was used as an organic solvent. Form a paste for internal electrodes. (-^ 间 · " Comment on the back '" entry again. ^ This and)

表紙張尺度適用中國國家掠4Μ CNS ) Λ4ί.ί枯(2ΙΟΧ 297公)ί;.) -39- 經"·部中决標^-^只工消费合作社印製 -40- 414898 ______157_____ 五'、發明説明(37 ) 〔第1金屬層用糊〕 準備Cu粉末(平均粒徑,及相對該 c u粉末添加緦和玻璃7W t %者,作爲第1金屬層用糊 原料,並添加丙烯基樹脂等有機黏合劑,透平油等有機溶 劑,使用3輥混練機混練製成各端子電極用糊。 〔第2金屬層用糊〕 準備Ag粉末(平均粒徑:〇 . 5vm),及相對該 A g粉末添加硼酸鉛玻璃1 w t %者,並加入丙烯基樹脂 等有機黏合劑,及透平油等有機溶劑,使用3輥混練製成 各端子電極用糊。 〔C R電子元件之作成〕 爲得特定厚度,將生片數片積層,於其上藉印刷法將 生片積層特定片數使內部電極用糊之端部與介電體層用糊 之端部交互露出於外部,最後將未印刷內部電極之生片積 層特定片數,進行熱壓著,燒結後切成縱,橫,厚各爲 3 . 2X1 · 6X1 · Omm之晶片狀,以得生晶片》 將所得生晶片於空氣中,8 0°C下置放3 0分,乾燥 。之後,於加濕之N2 + H2 (H2 3%)還元環境中, 於1 3 0 0°C保持3小時,燒結之,再於加濕之H2氧分壓 1 ◦ 7氣壓環境中,以1 0 0 0 °C保持2小時,得晶片體 〇 於所得晶片體兩端部,添加.相對金屬成分添加 本紙張尺度適用中國國家枕準(CNS ) Λ4 i-m ( 2\0xm.^> (^^閑请^而之泣-带项""巧本刀二The paper size of the table is applicable to China ’s national 4M CNS) Λ4ί. 2 (2ΙΟΧ 297 公) ί;) -39- Economic " · Ministry of China Awards ^-^ Only printed by the Consumer Cooperative -40- 414898 Explanation of the invention (37) [Paste for the first metal layer] Prepare Cu powder (average particle diameter, and add 7W t% of rhenium and glass to the cu powder, as a paste material for the first metal layer, and add a propylene-based resin Organic solvents such as organic binders, turbine oils, etc. are kneaded using a 3-roll kneader to prepare pastes for each terminal electrode. [Second metal layer paste] Prepare Ag powder (average particle size: 0.5 vm), and then Add 1 wt% of lead borate glass to A g powder, add organic binders such as acrylic resin, and organic solvents such as turbine oil, and knead with 3 rolls to make paste for each terminal electrode. [Creation of CR electronic components] is To obtain a specific thickness, a number of green sheets are laminated, and a specific number of green sheets are laminated by printing to expose the ends of the paste for internal electrodes and the ends of the paste for dielectric layers to the outside, and finally unprinted The number of green sheets of the internal electrodes is After pressing and sintering, cut into vertical, horizontal, and thick wafers of 3.2 × 1 × 6 × 1 × 0 mm each to obtain green wafers. The obtained green wafers were placed in air at 80 ° C for 30 minutes and dried. After that, in a humidified N2 + H2 (H2 3%) environment, keep it at 1300 ° C for 3 hours, sinter it, and then in a humidified H2 oxygen partial pressure of 1 ◦ Hold at 1 0 0 ° C for 2 hours to obtain the wafer body. 〇 Add at the two ends of the obtained wafer body. Add the relative metal content. The paper size is applicable to China National Pillow Standard (CNS) Λ4 im (2 \ 0xm. ^ ≫ ( ^^ leisure please ^ while crying-with item " "

414898 ______Η 7 五、發明説明(38 ) 7w t %之C U及玻璃釉,將之分散於有機展色料中,塗 布於第1金屬層用糊,乾燥之,於N2 + H2環境中,以 7 7 0°C保持1 0分鐘燒結,形成第1金屬層》 接著’在形成有第1金屬層之晶片體兩端部添加相對 於金屬成分爲1 w t %之A g及玻璃釉,將其分散於有機 展色料中而戒第2金屬層用糊,再藉浸漬法將第2金屬層 用糊塗布於上述第1金屬層上,乾燥之,於空氣中以 6 0 0〜7 5 0°C保持1 〇分鐘,燒結之,形成第2金屬 層之同時使第1金屬層表面氧化以形成氧化物中間層。此 時,燒結溫度分別設爲600 °C,650 °C,700 °C, 750 °C之各溫度,保持時間爲1分,5分,10分以控 制第2金屬層之膜厚。又,以X線折射解析第2金屬層, 結果確認Cu2〇,Cu3〇4,及Cu〇。 之後,在所得各添加組成樣品,使用電解法依序形成 鍍鎳層,鍍錫鉛合金層,以得C R複合電子元件。所得樣 品之靜電容量爲2 2 // F。又,針對各試料測定E S R, 結果示於圖3。又,所得樣品之中,燒結溫度6 5 0 °C, 保持時間10分鐘之條件下之樣品之端子部之斷面照片示 於圖4,擴大照片示於圖5。 由圖4,圖5可知,在第1金屬層與第2金屬層之間 形成有氧化物中間層(端子電極中央附近之帶狀,暗之部 分)。又,將所得CR複合電子元件作爲DC—DC轉換 之電源旁通用電容器使用,令開關頻率於1 KH z〜1 0 ΜΗ z範圍變化,動作結果,未產生振盪等電壓變動現象 ----- -__________- - ____ ---- - _ _ ··· .···+ I· I I — 本紙张尺度適用中國國家枕隼(CNS ) ( 210x297.公ί; ) ~ 41 -414898 ______ Η 7 V. Description of the invention (38) 7w t% of CU and glass glaze, disperse it in the organic coloring material, apply it to the paste for the first metal layer, and dry it in an N2 + H2 environment with 7 Sintering at 70 ° C for 10 minutes to form the first metal layer "Then" Ag and glass glaze 1 wt% relative to the metal component were added to both ends of the wafer body on which the first metal layer was formed and dispersed. In the organic coloring material, the second metal layer paste is waived, and then the second metal layer paste is coated on the first metal layer by the dipping method, dried, and air-conditioned at 60 ° to 7500 °. C was held for 10 minutes, sintered, and the surface of the first metal layer was oxidized while forming the second metal layer to form an oxide intermediate layer. At this time, the sintering temperatures were set to 600 ° C, 650 ° C, 700 ° C, and 750 ° C, respectively, and the holding time was 1 minute, 5 minutes, and 10 minutes to control the film thickness of the second metal layer. When the second metal layer was analyzed by X-ray refraction, Cu2O, Cu3O4, and Cu0 were confirmed. Thereafter, a sample of each composition was added, and a nickel-plated layer and a tin-lead alloy layer were sequentially formed using an electrolytic method to obtain a C R composite electronic component. The resulting sample had a capacitance of 2 2 // F. The E S R was measured for each sample, and the results are shown in FIG. 3. Further, among the obtained samples, a cross-sectional photograph of the terminal portion of the sample under the conditions of a sintering temperature of 65 ° C and a holding time of 10 minutes is shown in FIG. 4, and an enlarged photograph is shown in FIG. As can be seen from Figs. 4 and 5, an oxide intermediate layer (a strip-shaped, dark portion near the center of the terminal electrode) is formed between the first metal layer and the second metal layer. In addition, the obtained CR composite electronic component was used as a general-purpose capacitor next to a DC-DC converter, so that the switching frequency was changed in the range of 1 KH z to 10 ΜΗ z. As a result of the operation, no voltage fluctuation such as oscillation occurred. -__________--____ -----_ _ ···. ·· ++ I · II — This paper size applies to China National Pillow (CNS) (210x297. 公 ί;) ~ 41-

Al 414898 Η 7 __ 五、發明説明(39 ) 而呈正常動作又,使用除縱,橫,厚之尺寸設爲4 . 5 X3 , 2x2 . Omm以外,其餘均相同作成之樣品,結 果電路之穩定性增大。 由圖3可知,藉由第2金屬層之燒結溫度及保持時間 ,可使ESR變化,可予以控制。 〔實施例3〕 Φ 本實施例中,第1金屬層之材料係使用N i粉末(平 均粒徑:0 : 4#m) ,Ni-Cu粉末(平均粒徑: 0 . 5ym) ,Fe 粉末(平均粒徑:0 . 5μπι),Al 414898 Η 7 __ V. Description of the invention (39) Normal operation, except for vertical, horizontal and thick dimensions set to 4.5 X3, 2x2. Omm, the rest are the same samples, the result is stable circuit Sexual increase. It can be seen from FIG. 3 that the sintering temperature and holding time of the second metal layer can change the ESR and can be controlled. [Example 3] Φ In this example, the material of the first metal layer is Ni powder (average particle size: 0: 4 # m), Ni-Cu powder (average particle size: 0.5 μm), and Fe powder. (Average particle size: 0.5 μm),

Co粉末(平均粒徑:0,01〜l〇/zm),以取代 C u粉末,除此之外均同實施例1製得樣品。 針對所得各樣品,和實施例1同樣地測定E S R,結 果,和實施例1比較,於E SR出現差異,其他大略爲相 同結果。 :·Γ 〔實施例3〕 經潆部中央標卑而负工消於合竹社印狀 本實施例中,第2金屬層用材料使用A u粉末(平均 粒徑:1 . 0/zm) ,Pt粉末(平均粒徑:〇 . 1〜5 ym) ,Pd粉末(平均粒徑:0.01〜5vm),Co powder (average particle size: 0,01 to 10 / zm) was used in place of Cu powder, except that samples were prepared in the same manner as in Example 1. For each of the obtained samples, E S R was measured in the same manner as in Example 1. As a result, compared with Example 1, there was a difference in E SR, and other results were almost the same. : · Γ [Example 3] The central part of the cymbal part was worn out and the work was eliminated in the shape of the Hezhu company. In this example, the powder for the second metal layer is Au powder (average particle size: 1.0 / zm) , Pt powder (average particle diameter: 0.1 to 5 μm), Pd powder (average particle diameter: 0.01 to 5 vm),

Rh粉末(平均粒徑:0 . 1〜l〇#m) ,I r粉末( 平均粒徑:0 . 1〜ΙΟθΐη)之外,餘同實施例1製得 樣品。 本紙張尺度適用中國國家枕4Μ cns ) Λ4規格(2丨ο X 7公右) -42- 經涴部中央標準局只工消赀合作社印" -43- 414898 A7 B7 五、發明説明(4〇) 〔實施例4〕 於實施例1,第1金屬層用糊原料’準備第1金屬層 用金屬之Ni粉末(平均粒徑:0.5//111) ’及相對於 該N i粉末添加緦系玻璃7w 1; %者。於其中添加丙烯基 樹脂等有機黏合劑’透平油有機溶劑,使用3輥混練製得 各端子電極用糊。 準備第2金屬層用金屬之P d粉末(平均粒徑: 0 . 5 /z m ),及相對該Pd粉末添加硼酸鉛玻璃lwt %者,作爲第2金屬層用糊原料。於其中添加丙烯基有機 黏合劑,透平油有機溶劑,使用3輥混練機混練製成各端 子電極用糊。 將和實施例1同樣製得之生晶片,置於空氣中’ 8 0 °C,3 0分鐘乾燥之。之後,於加濕之N2 + H2 (H2 3%)還元環境中,於1 300 °C保持3小時燒結之’再 於加濕之H2氧分壓1 0-7氣壓環境中,於1 〇 〇 〇°C保 持2小時,得晶片體。 在所得晶片體兩端部,塗布第1金屬層用糊,乾燥後 ,於中性,或還元性環境中,於1 0 0 〇°C燒結1 〇分鐘 得Ni端子電極(第1電極層)。 於第1金屬層上藉浸漬法塗布於第2金屬層用糊’乾 燥之,於空氣中,於8 0 0°C保持1分鐘燒結之,形成第 2之同時,使第1金屬層表面氧化以形成氧化物中間層。 又,藉X線折射解析氧化物中間層,結果確認N i ◦。 之後,於所得各添加物組成之樣品,使用電解法依序 本紙張尺度適用中國國笨梂準(CNS ) Λ心.t栝(210X ) (-^閲-^而之-;1&和項"叻巧本打)Except for Rh powder (average particle diameter: 0.1 to 10 # m) and Ir powder (average particle diameter: 0.1 to 10θΐη), the samples were prepared in the same manner as in Example 1. This paper scale is applicable to China National Pillow 4M cns) Λ4 specification (2 丨 ο X 7 male right) -42- Printed by the Central Standards Bureau of the Ministry of Economic Affairs and Consumers' Cooperatives " -43- 414898 A7 B7 V. Description of the invention (4 〇) [Example 4] In Example 1, a paste material for the first metal layer was prepared as a Ni powder (average particle size: 0.5 // 111) of the metal for the first metal layer, and 缌 was added to the Ni powder. Department of glass 7w 1;%. An organic binder such as an acrylic resin and a turbine oil organic solvent were added thereto, followed by kneading with 3 rolls to prepare pastes for each terminal electrode. A P d powder (average particle diameter: 0.5 / z m) of the metal for the second metal layer was prepared, and 1 wt% of lead borate glass was added to the Pd powder as a raw material for the second metal layer paste. A propylene-based organic binder and a turbine oil organic solvent were added thereto and kneaded with a 3-roll kneader to prepare a paste for each terminal electrode. The green wafer prepared in the same manner as in Example 1 was placed in air at 80 ° C and dried for 30 minutes. After that, in a humidified N2 + H2 (H2 3%) regenerative environment, sintered at 1 300 ° C for 3 hours, and then in a humidified H2 oxygen partial pressure of 1 0-7 atmospheric pressure, at 100%. It was held at 0 ° C for 2 hours to obtain a wafer body. On both ends of the obtained wafer body, a paste for a first metal layer was applied, dried, and then sintered at 100 ° C for 10 minutes in a neutral or reduced environment to obtain a Ni terminal electrode (first electrode layer). . Apply the paste on the first metal layer to the second metal layer by the dipping method, dry it, sinter it in air at 800 ° C for 1 minute, form the second, and oxidize the surface of the first metal layer. To form an oxide intermediate layer. The oxide intermediate layer was analyzed by X-ray refraction, and as a result, N i was confirmed. After that, on the obtained samples of each additive, the Chinese paper standard (CNS) Λxin.t 栝 (210X) (-^ 读-^ 而 之-; 1 & and item " Rat Qiaobenda)

經^__中央#"'^只工消费合竹社印敦 414898 A7 B7 五、發明説明(41 ) 形成鑛.鎳層,鍍錫-鉛合金層,以得C R複合電子元件。 所得樣品之靜電容量爲1 /z F。又,針對所得試料測定 ESR,結果爲500πίΩ。又,於第2金屬層用糊’使 用之金屬由P d變爲P t ,結果得大略相同之結果。又’ 將所得CR複合電子元件作爲D C_D C轉換器之電源旁 通用電容器使用,結果未產生振動等之電壓變動現象’動 作正常。又,針對縱,橫,寬尺寸設爲4.5x3·2x 2 . 〇 m m以外同樣作成之樣品測定E S R,結果爲 1 Ο Ο ΟιηΩ,同樣之作爲旁通用電容器使用,可更提昇 電路之穩定性。 〔實施例5〕 於實施例4中所得之生晶片之兩端部,塗布於第1金 屬層用糊,乾燥之。之後,在塗布第1金屬層之生晶片兩 端部,藉浸漬法將第2金屬層用糊塗布於上述第1金屬層 用糊上,乾燥之。 將塗布有上述端子電極糊(第1及第2金屬層)之生 晶片,置於空氣中,80 °C,30分鐘,乾燥之。之後’ 於加濕之N2 + H2 (H2 3%)還元環境中,於 1 3 0 0 °C保持3小時’燒結,於加濕之H2氧分壓 1 0_7氣壓環境中,於1 〇 0 0°C保持2小時,於空氣中 ,於7 0 0 °C保持1 0分鐘,冷卻,製得晶片體之同時, 形成第1及第2金屬層,同時使第1金屬層表面氧化,以 形成氧化物中間層。又’藉X線折射解析氧化物中間層,After ^ __ central # " 'Only workers and consumers, Hezhu, India 414898 A7 B7 V. Description of the invention (41) Formation of ore. Nickel layer, tin-lead alloy layer to obtain CR electronic components. The electrostatic capacity of the obtained sample was 1 / z F. The ESR of the obtained sample was measured to be 500πίΩ. Further, the metal used for the second metal layer paste 'was changed from P d to P t, and the results were almost the same. In addition, the obtained CR composite electronic component was used as a general-purpose capacitor next to a power source of a DC-DC converter, and as a result, no voltage fluctuation such as vibration occurred, the operation was normal. In addition, E S R was measured for samples prepared in the same length, width, and width as 4.5x3 · 2x 2. 0 mm, and the result was 1 〇 Ο ΟιηΩ. The same use as a bypass capacitor can further improve the stability of the circuit. [Example 5] Both ends of the green wafer obtained in Example 4 were applied to the first metal layer paste and dried. After that, on both ends of the green wafer on which the first metal layer was applied, the second metal layer paste was applied to the first metal layer paste by the dipping method and dried. The green wafer coated with the terminal electrode paste (the first and second metal layers) was placed in air at 80 ° C for 30 minutes and dried. After that, 'sintered in a humidified N2 + H2 (H2 3%) environment at 1 3 0 ° C for 3 hours' sintering, in a humidified H2 oxygen partial pressure of 1 0-7 atmosphere, at 1 0 0 0 Hold at 2 ° C for 2 hours, hold at 70 ° C for 10 minutes in air, and cool to obtain the wafer body. At the same time, the first and second metal layers are formed, and the surface of the first metal layer is oxidized to form Oxide intermediate layer. Also ’, by analyzing the intermediate layer of oxide by X-ray refraction,

(-;1閱竓卄而之"--事項再g本石J(-; 1 read the following "-matters again g Benshi J

本紙張尺度適用中國國家標準(CNS )以悅格(210X2W* /; ) -44- 414898 A* B7 五、發明説明(42 ) 結果確認N i 0。 之後,於所得各添加物組成樣品,使用電解法依序形 成鍍鎳層,鍍錫-鉛合金層,以得C R複合電子元件。所 得樣品之靜電容量爲1以F。又,針對所得各試料測定 ESR,結果爲200 ιώΩ ^將所得CR複合電子元件作 爲D C — D.C轉換器之電源旁通用電容器使用,結果,未 產生振動等電壓變動現象,動作正常。又,針對除縱X橫 X厚之尺寸爲4·5x3.2x2.Omm以外同樣作成 之樣品測定E SR,結果爲9 0 ΟπιΩ ’將之作爲旁通電 容器使用,可更提昇電路之穩定性。 以上實施例中,針對積層陶瓷電容器之應用例作說明 。但本發明不限定於稹層陶瓷電容器,可廣泛應用於電感 器,半導體等其他複合電子元件。 〔實施例6〕 準備相對於Cu (平均粒徑:〇 . 3/zm)粉末含有 7 w t %之緦系玻璃(平均粒徑:Ό . 5 // m ) ’將其分 散於展色料中以得第1金屬層用糊。 〔第2金屬層用糊〕 準備相對Ag (平均粒徑:3 · 粉末含 lwt%鉛系玻璃(平均粒徑:1 · Ojam),將其分散 於展色料中以得第1金屬層用糊。 (-^^nfAVS 之·、^"r項#硝巧本頁)This paper size applies the Chinese National Standard (CNS) to Yuege (210X2W * /;) -44- 414898 A * B7 V. Description of the invention (42) The result confirms N i 0. Thereafter, a sample of each of the obtained additives was sequentially formed into a nickel-plated layer and a tin-lead alloy layer using an electrolytic method to obtain a CR composite electronic component. The capacitance of the obtained sample was 1 to F. In addition, the ESR was measured for each of the obtained samples. The result was 200 Ω. ^ The obtained CR composite electronic component was used as a general-purpose capacitor next to the power supply of the DC-D.C converter. As a result, no voltage fluctuation such as vibration occurred, and the operation was normal. In addition, E SR was measured on a sample prepared in the same manner except that the dimensions of the vertical X horizontal X thickness were 4.5 × 3.2 × 2.0 mm. The result was 90 0 ΟπιΩ ′, which was used as a bypass container to further improve the stability of the circuit. In the above embodiments, application examples of multilayer ceramic capacitors are described. However, the present invention is not limited to a pseudo-layer ceramic capacitor, and can be widely applied to inductors, semiconductors, and other composite electronic components. [Example 6] A samarium-based glass containing 7 wt% of Cu (average particle size: 0.3 / zm) powder (average particle size: Ό. 5 // m) was prepared and dispersed in a color developing material. In order to obtain a paste for the first metal layer. [Paste for second metal layer] Prepare relative Ag (average particle size: 3 · powder containing 1 wt% lead-based glass (average particle size: 1 · Ojam)) and disperse it in a coloring material to obtain the first metal layer (-^^ nfAVS of the, ^ " rite #Niqiao page)

本紙張尺度適用中國國家指:聿(CNS ) ΛΊ圯怙(210 X 297.公/; ) _ 45 414898 A7 B7 五、發明説明(43 ) 〔基材〕 準備市售之99.6%氧化鋁基板。 〔電子元件之製作〕 將上述第1金屬層用糊藉網版印刷法以特定圖型印刷 於基材上,.乾燥之,於N2 + H2 (H2 : 3%)之混合環 境中’於7 7 0 aC進行1 0分鐘燒結,以形成第1電極層 前驅體。此時之第1金屬層用糊之厚度爲2 0 。於燒 -s 結之第1金屬層前驅體上將第2金屬層用糊印刷成完全被 覆第1金屬層前驅體,進行乾燥,於空氣中,6 5 0°C下 進行1 0分鐘燒結,製得具備具上述第1金屬層前驅體所 含有之C u之氧化物之氧化物中間層,及第1金屬層及第 2金屬層的電子元件。 經滴部中央桴工消贽合竹社印絜 圖6爲所得電子元件之斷面照片。由圖中可知,於基 板2 1上’依序形成第1金屬層之C u金屬層2 2,氧化 物中間層之C u氧化物層2 3,第2金屬層之A g金屬層 2 4。藉E PMA可確認C u氧化物層2 3中存在有氧, 藉X線折射確認出C u 2 0。 〔實施例7〕 〔第1金屬層用糊〕 準備租對N i (平均粒徑:〇 . 2 y m )含有7 w t %之緦系玻璃(平均粒徑:〇 . 5μιη),將其分散於展 色料中以得第1金屬層用糊。 本紙張尺度適用中國國家招:準(CNS ) /\4現佑() -46- 414898 經"·部中央標卑局负工消费合竹社印皱 A7 137 五、發明説明(44 ) 〔第2金屬層用糊〕 準備相對Ag (平均粒徑:3 . 0#m)含lwt% 之鉛系玻璃(平均粒徑:1.0#m),將其分散於展色 料中以得第1金屬層用糊。 〔基材〕 使用市售之9 9 . 6%氧化鋁基板。 〔電子元件之製作〕 藉網版印刷法將上述第1金屬層用糊以特定圖型印刷 於上述基材上,乾燥之,於N2 + H2 (H2 : 3%)之混 合環境中,9 0 0 °C下進行1 0分鐘燒結以形成第1電極 層前驅體。此時之第2金屬層用糊之厚度爲2 0 ym。於 燒結之第1金屬層前驅體上將第2金屬層用糊印刷成完全 被覆於第1金屬層前驅體,乾燥之,於空氣中,7 5 0°C 下進行1 0分鐘燒結,製成具備具上述第1金屬層前驅體 所含有N i之氧化物之氧化物中間層’及第1金屬層’及 第2金屬層的電子元件。 在第1金屬層之N i金屬層與第2金屬層之A g金屬 層之中間可形成膜厚3 μιη之氧化物中間層之N i氧化物 層。藉E PMA確認N i氧化物層中存在有氧,藉X線折 線確認N i 0 » (¾^1^¾^而之·^-&事項#"!^?本页〕This paper size applies to Chinese national standards: 聿 (CNS) ΛΊ 圯 怙 (210 X 297. public /;) _ 45 414898 A7 B7 V. Description of the invention (43) [Substrate] Prepare a commercially available 99.6% alumina substrate. [Production of electronic components] The first metal layer is printed on a substrate with a specific pattern by screen printing using the paste method, and dried in a mixed environment of N2 + H2 (H2: 3%). 70 aC was sintered for 10 minutes to form a first electrode layer precursor. At this time, the thickness of the first metal layer paste is 20. The second metal layer was printed with paste on the first metal layer precursor of the burned-s junction to completely cover the first metal layer precursor, dried, and sintered in air at 1050 ° C for 10 minutes. An electronic device having an oxide intermediate layer having an oxide of Cu included in the first metal layer precursor and a first metal layer and a second metal layer is obtained. Figure 6 is a cross-section photograph of the obtained electronic component. As can be seen from the figure, the Cu metal layer 22 of the first metal layer, the Cu oxide layer 2 3 of the oxide intermediate layer, and the Ag metal layer 2 of the second metal layer are sequentially formed on the substrate 21. . The presence of oxygen in the Cu oxide layer 23 can be confirmed by E PMA, and the Cu 2 0 can be confirmed by X-ray refraction. [Example 7] [Paste for the first metal layer] A pair of Ni-based glass (average particle size: 0.2 μm) containing 7 wt% of an actinide-based glass (average particle size: 0.5 μm) was prepared and dispersed in The coloring material is developed to obtain a paste for the first metal layer. This paper size applies to China's national standard: quasi (CNS) / \ 4nowyou () -46- 414898 Economic " · Ministry of Standards and Standards Bureau of the Ministry of Work and Consumption Hezhu Society printed wrinkle A7 137 V. Description of the invention (44) 〔 Paste for second metal layer] Prepare lead-based glass (average particle size: 1.0 # m) containing 1% by weight relative to Ag (average particle size: 3.0 # m), and disperse it in a coloring material to obtain the first Paste for metal layer. [Base material] A commercially available 99.6% alumina substrate was used. [Production of electronic components] The above-mentioned first metal layer paste is printed on the above-mentioned substrate with a specific pattern by screen printing, and dried in a mixed environment of N2 + H2 (H2: 3%), 9 0 Sintering was performed at 0 ° C for 10 minutes to form a first electrode layer precursor. At this time, the thickness of the second metal layer paste is 20 μm. The second metal layer was printed on the sintered first metal layer precursor to completely cover the first metal layer precursor, dried, and sintered in air at 75 ° C for 10 minutes to make An electronic device including the oxide intermediate layer ', the first metal layer' and the second metal layer of the oxide of Ni contained in the first metal layer precursor. A Ni oxide layer having an oxide intermediate layer having a thickness of 3 μm can be formed between the Ni metal layer of the first metal layer and the Ag metal layer of the second metal layer. Confirm the presence of oxygen in the Ni oxide layer by E PMA, and confirm N i 0 by the X-ray polyline »(¾ ^ 1 ^ ¾ ^ and in addition ^-& event # "! ^? Page]

本紙張尺度適用中國國家抆準(CNS ) Λ4叱格(210 X 《) -47- 414898 A7 B7 五、發明説明(45 〔實施例8〕 〔第1金屬層用糊〕 準備相對Μη (平均粒徑:1 . 〇vm)粉末含 7wt%之鋸系玻璃(平均粒徑:〇. 5"m) ’將其分 散於展色料中以得第1金屬層用糊。 〔第2金屬層用糊〕 準備相對P d (平均粒徑:0 _ 5 lwt%之鉛系玻璃(平均粒徑:1 散於展色料中以得第1金屬層用糊。 〔基材〕 使用市售之99.6%氧化鋁基板 # m )粉末含 0仁m ),將其分 ih 也 1Ϊ 而 之 it ❿' η ΐτ 經消部中决標"·而妇工消费合竹社印S木 〔電子元件之製作〕 藉網版印刷法將上述第1金屬層用糊以特定圖型印刷 於上述基材上,乾燥之,於N2 + H2 (H2 : 3%)之混 合環境中,9 0 0 °C下進行1 0分鐘燒結以形成第1電極 層前驅體。此時之第1金屬層用糊之厚度爲2 0"m。於 燒結之第1金屬層前驅體上將上述第2金屬層用糊印刷成 完全被覆於第1金屬層前驅體,乾燥之,於空氣中, 8 ◦ 0°C下進行1分鐘燒結,製得具備具上述第1金屬層 前驅體所含有Μ η之氧化物的之氧化物中間層,及第1金 屬層,及第2金屬層的電子元件= * 本紙張尺度適用中國國家椋準(CN'S ) Λ4叱枯(210X?97,d 48 414898 A7 Η 7 五、發明説明(46 ) 在第1金屬層之Μη與第2金屬層之P d金屬層之中 間可形成膜厚1〇之氧化物中間層之Μη氧化物層。 藉Ε ΡΜΑ確認Μη氧化物層中存在有氧,藉X線折線確 認 Μ η 0。 〔實施例Θ ·〕 〔底層金屬層用糊〕 @r 準備相對於Cu (平均粒徑:0 . 3#m)含有 7wt%之鋸系玻璃(平均粒徑:0. 5#m),將其分 散於展色料中得第1金屬層用糊。 -='1° 〔第2金屬層用糊〕 準備相對Ag (平均粒徑:3 . O/zm)粉未含 lwt%之鉛系玻璃(平均粒徑:1.0从m),將其分 散於展色料中得第1金屬層用糊。 〔基材〕 經滴部中次標^^妇工消费合竹社印絜 使用市售之99.6%氧化鋁基板。 〔電子元件之製作〕 藉網版印刷法將上述底層金屬層用糊以特定圖型印刷 於上述基材上,乾燥之,於N2 + H2 (H2 : 3%)之混 合環境中,7 7 0°C下進行1 0分鐘燒結以形成底層金屬 層。此時之底層金屬層用糊之厚度爲2 0 。在燒結之 本紙乐尺度適用中國國家梂卑(CNS )/以忧格(2]Ox29^MM 49 - 414898 Α7 in 五、發明説明(47 ) 底層金.屬層上藉習知電解電鍍法形成厚5 之N i膜作 爲第1金屬層之電鍍層。將第2金屬層用糊印刷成完全被 覆第1金屬層,乾燥之,於空氣中,700 °C下進行10 分鐘燒結,製得具備具上述第1金屬層所含有N i之氧化 物之氧化物中間層,及底層金屬層,及第1金屬層,及第This paper size applies to China National Standards (CNS) Λ4 grid (210 X ") -47- 414898 A7 B7 V. Description of the invention (45 [Example 8] [Paste for the first metal layer] Prepare relative Mη (average particle size) Diameter: 1.0mm) powder containing 7wt% saw-based glass (average particle size: 0.5 " m) 'dispersed in a color developing material to obtain a paste for a first metal layer. [For a second metal layer Paste] Prepare lead-based glass with relative P d (average particle size: 0 _ 5 lwt% (average particle size: 1 dispersed in a color developing material to obtain a paste for the first metal layer.) [Substrate] Use commercially available 99.6 % Alumina substrate # m) The powder contains 0 ren m), which is divided into ih and 1 Ϊ, and it ❿ 'η ΐτ won the bid by the Ministry of Consumers ", and the women's labor consumer Hezhushe printed S wood [electronic components of Production] The above-mentioned first metal layer paste is printed on the above-mentioned substrate with a specific pattern by screen printing method, and dried in a mixed environment of N2 + H2 (H2: 3%) at 9 0 ° C Sintering was performed for 10 minutes to form a first electrode layer precursor. At this time, the thickness of the first metal layer paste was 2 0 m. The second metal was sintered on the sintered first metal layer precursor. The layer paste was printed so as to completely cover the first metal layer precursor, dried, and sintered in air at 8 ◦ 0 ° C for 1 minute to obtain an oxide having M η contained in the first metal layer precursor. Intermediate layer of oxide, and the electronic component of the first metal layer and the second metal layer = * This paper size applies to China's National Standard (CN'S) Λ4 叱 (210X? 97, d 48 414898 A7 Η 7 5 Explanation of the invention (46) A Mn oxide layer of an oxide intermediate layer having a thickness of 10 can be formed between the Mn of the first metal layer and the P d metal layer of the second metal layer. The Mn oxide layer was confirmed by ΕΡΜΑ The presence of oxygen in the X-ray polyline confirms η 0. [Example Θ ·] [Paste for the bottom metal layer] @r Prepare a saw system containing 7wt% of Cu (average particle size: 0.3 # m) Glass (average particle size: 0.5 # m), which was dispersed in a coloring material to obtain a paste for the first metal layer.-= '1 ° [Paste for the second metal layer] Prepare a relative Ag (average particle size: 3. O / zm) powder does not contain 1 wt% of lead-based glass (average particle size: 1.0 from m), and it is dispersed in a color developing material to obtain a paste for the first metal layer. [Substrate] The secondary standard of Dibei ^^ Women's Workers' Consumption Co., Ltd. used a commercially available 99.6% alumina substrate. [Production of electronic components] The above-mentioned bottom metal layer paste was printed on a specific pattern by screen printing method. On the above substrate, it was dried and sintered at 770 ° C for 10 minutes in a mixed environment of N2 + H2 (H2: 3%) to form a bottom metal layer. The thickness of the paste for the underlying metal layer at this time is 20. In the sintered paper scale, it is applicable to the Chinese National Humility (CNS) / Yugou (2) Ox29 ^ MM 49-414898 Α7 in V. Description of the invention (47) The underlying gold. The metal layer is formed by the conventional electrolytic plating method. The N i film of 5 is used as the plating layer of the first metal layer. The second metal layer is printed with a paste to completely cover the first metal layer, dried, and sintered in air at 700 ° C for 10 minutes to obtain The oxide intermediate layer of the oxide of Ni contained in the first metal layer, the underlying metal layer, the first metal layer, and the first metal layer.

I 2金屬層的電子元件。 在底層電子元件之C u金屬層上,於第1金屬層之 N i金屬層與第2金屬層之A g金屬層之中間可形成膜厚 1 之氧化物中間層之N i氧化物層。藉ΕΡΜΑ確 認N i氧化物層中存在有氧,藉X線折線確認N i Ο。 〔實施例1 0〕 以下,製造本發明之電子元件之應用例,即晶片電阻 體。 〔絕緣體層〕 準備絕緣體層之主原料之B a C〇3 (平均粒徑: 2 . 0/im)及 Ti〇2 (平均粒徑:2 . 0#m) a Ba /Ti之原子比爲1 . 〇〇。另外,作爲BaTi〇3之添 加物,準備〇.2wt%之MnC〇3, 〇.2wt%之 MgC〇3, 2 . lwt%2Y2〇3, 2 · 2wt% 之( BaCa) Si〇3。將各原料粉末以水中球磨機混合,乾 燥之。將所得混合粉末1 2 5 0 °C下預燒2小時。將該預 燒粉以水中球磨機粉碎,乾燥之。於所得預燒粉添加丙烯 {对^閲-Μιί'-而之注&事項再i/i*?本茛) --5 本纸乐尺度適用中國國家枕準(CNS ) /\4規枯(210Χ?ϋί’ 50 經消部中央標準局只工消费合竹社印焚 414898 A7 ——^______________________ 五、發明説明(48 ) 基樹脂有機黏合劑,及氯化亞甲基及丙酮混合,作成絕緣 胃發。使用刮刀將所得絕緣體漿作成絕緣體生片。 〔內部導體〕 準備賤金屬之Ni粉末(平均粒徑:0.8vm)作 爲內部導體·材料,於其中添加乙基纖維素有機黏合劑,及 透平油有機溶劑,使用三輥混練機作成內部導體用糊。 〔第1金屬層用糊〕 作爲第1金屬層用糊原料,準備c u粉末(平均粒徑 :〇 · 5 // m ),及相對於該Cu粉末添加有之 緦系玻璃者。於其中添加丙烯基樹脂有機黏合劑,及透平 油有機溶劑,使用三輥混練,作成第1金屬層用糊。 〔第2金屬層用糊〕 準備Ag粉末(平均粒徑:0.5#m)作爲第2金 屬層用糊原料。於其中添加丙烯基樹脂有機黏合劑,及透 平油有機溶劑,使用三輥混練作成第2金屬層用糊。 〔晶片電阻體之製作〕 爲得特定厚度將生片數片積層,於其上藉網版印刷法 印刷內部電極用糊,再將生片積層特定片數。其次,將該 積層體熱壓著,燒結後切成縱X橫X厚爲3 . 2X1 . 6 X 1 · 0 m m之晶片形狀,得生晶片。 本紙張尺度適用中國國家標準(CNS ) 柏(210X2^·^ (-t閱讀背而之注f項#J'AK本π)Electronic component with I 2 metal layer. On the Cu metal layer of the underlying electronic component, a Ni oxide layer of an oxide intermediate layer having a thickness of 1 may be formed between the Ni metal layer of the first metal layer and the Ag metal layer of the second metal layer. The presence of oxygen in the Ni oxide layer was confirmed by EPMA, and N i 0 was confirmed by the X-ray polyline. [Embodiment 10] Hereinafter, an application example for manufacturing the electronic component of the present invention, that is, a chip resistor. [Insulator Layer] The atomic ratios of B a C03 (average particle diameter: 2.0 / im) and Ti〇2 (average particle diameter: 2.0 # m) a Ba / Ti which are the main raw materials of the insulator layer are: 1. 〇〇. In addition, as an additive to BaTi03, 0.2% by weight of MnC03, 0.2% by weight of MgC03, 2.1% by weight of 2Y203, and 2.2% by weight of (BaCa) Si03 were prepared. Each raw material powder was mixed with a water ball mill and dried. The obtained mixed powder was calcined at 1 250 ° C for 2 hours. This calcined powder was pulverized with a water ball mill and dried. Add propylene to the obtained calcined powder {to ^ 读 -Mιί'- and note & item i / i *? Ranunculus) --5 This paper music scale is applicable to China National Pillow Standard (CNS) / \ 4 regulations (210Χ? Ϋί '50 by the Central Bureau of Standards of the Ministry of Consumers and Consumers, only Zhuhesha Printing 414898 A7 —— ^ ______________________ V. Description of the Invention (48) A resin-based organic binder, and mixed with methylene chloride and acetone to make Insulating stomach hair. The obtained insulator slurry was made into an insulator green sheet using a spatula. [Internal conductor] Ni powder (average particle diameter: 0.8 vm) of a base metal was prepared as an internal conductor and a material, and an ethyl cellulose organic binder was added thereto. And turbine oil organic solvent, and a three-roll kneader was used to prepare a paste for internal conductors. [Paste for first metal layer] As a raw material for the first metal layer, a cu powder was prepared (average particle diameter: 0.5 · // //) And those made of sacrificial glass added to the Cu powder. Acrylic resin organic binder and turbine oil organic solvent were added to the Cu powder, and three-roll kneading was used to make a paste for the first metal layer. [Second metal layer With paste] Prepare Ag powder (average particle size: 0. 5 # m) is used as the raw material for the second metal layer. A propylene-based resin organic binder and a turbine oil organic solvent are added thereto, and a three-roll kneading is used to prepare a second metal layer paste. [Fabrication of chip resistor] A certain thickness is obtained by laminating a number of green sheets, and printing a paste for internal electrodes on the screen printing method, and then laminating the green sheets to a specific number of sheets. Next, the laminated body is hot-pressed, and sintered to cut into vertical X horizontal The thickness of the wafer is 3. 2X1. 6 X 1 · 0 mm, and the raw wafer is obtained. The paper size is applicable to the Chinese National Standard (CNS) Bai (210X2 ^ · ^ (-tRead the back note #item #J ' AK 本 π)

五、發明説明(49 ) 將所得生晶片於空氣中,8 0°C下放置3 0分鐘,乾 燥之。之後,於N2 + H2 (H2: 3%)還元環境中,於 1 3 0 Ot下保持3小時燒結之,於加濕之Ha氧分壓 1 〇_7氣壓環境中,於1 〇 〇 〇°C下保持2小時,得晶片 體。 . 在所得,晶片體兩端部塗布上述第1金屬層用糊,乾燥 之,於N2 + H2 (H2: 4%)環境中,於7 70°c保持 1 0分鐘,燒結之,形成C u含有層之第1金屬層前驅體 〇 在形成有第1金屬層前驅體之晶片體兩端部,藉浸漬 法塗布上述含有A g之第2金屬層用糊,乾燥之,空氣中 ,於6 2 0°C保持1 〇分鐘,燒結之,形成第2金屬層之 同時,使第1金屬層前驅體表面氧化,以形成含較高電阻 氧化銅之氧化物中間層。此時,第2金屬層含有之銀粒子 分散於氧化物中間層內成層狀,有效之電阻膜厚減少,電 阻値較僅以氧化銅形成之氧化物中間層爲低値。 切斷所得晶片電阻體觀察,其斷面照片示於圖7。圖 示之端部係由晶片體3 1,及含銅之第1金屬層.2 2,及 含氧化銅之氧化物中間層3 3,及含銀之第2金屬層3 4 依序形成爲層狀。第2金屬層中金屬(Ag) 3 5擴散於 氧化物中間層3 3中。此時,第1金屬層之膜厚約 5 0 jam,氧化物中間層之膜厚約1 0 ,第2金屬層 之膜厚約2 0 »藉E PMA解析氧化物中間層’結果 確認氧之存在。又,藉X線折射解析氧化物中間層’結果 52 n φV. Description of the invention (49) The obtained green wafer is placed in air at 30 ° C for 30 minutes and dried. After that, it was sintered in a N2 + H2 (H2: 3%) reduction environment for 3 hours at 130 Ot, and in a humidified Ha oxygen partial pressure of 10-7 atmosphere, at 1000 ° Hold at C for 2 hours to obtain a wafer body. On the obtained, both ends of the wafer body were coated with the above-mentioned paste for the first metal layer, dried, and held in a N2 + H2 (H2: 4%) environment at 7 70 ° C for 10 minutes, and sintered to form Cu. Precursor of the first metal layer containing the layer. 0 On both ends of the wafer body on which the first metal layer precursor was formed, the above-mentioned paste for the second metal layer containing Ag was coated by the dipping method, and dried in air at 6 ° C. Hold at 20 ° C for 10 minutes, sinter it to form a second metal layer, and at the same time, oxidize the surface of the precursor of the first metal layer to form an oxide intermediate layer containing copper oxide with higher resistance. At this time, the silver particles contained in the second metal layer are dispersed in the oxide intermediate layer to form a layer, and the effective resistance film thickness is reduced, and the electric resistance is lower than that of the oxide intermediate layer formed of copper oxide only. Observation of the obtained chip resistor is shown in FIG. 7. The end portion shown in the figure is formed in this order from the wafer body 31, and the first metal layer containing copper. 22, and the oxide intermediate layer containing copper oxide 3 3, and the second metal layer containing silver 3 4 in this order. Layered. The metal (Ag) 3 5 in the second metal layer diffuses into the oxide intermediate layer 3 3. At this time, the film thickness of the first metal layer is about 50 jam, the film thickness of the oxide intermediate layer is about 1 0, and the film thickness of the second metal layer is about 20. presence. In addition, the X-ray refraction analysis of the oxide intermediate layer ’results in 52 n φ

iT 本紙張尺度適用中國國家掠準(CNS ) 2】〇x?ym ) 經滴部中央標準局Κ工消贤合作社印鉍 414898_H7 _ 五、發明説明(50 ) ,確認 C112O,Cu3〇4,CuO。又,經由 SEM 觀 察斷面,氧化物中間層中之A g之擴散程度(表中A g之 擴散層之比率),係定義爲氧化物中間層33之平均厚度 ,與氧化物中間層中之A g層3 5之平均厚度之比。 其次,於所得各添加物組成樣品,使用電解法依序形 成鍍鎳層,·鑛錫-鉛合金層。於所得樣品兩端焊接引線, 將附加有引線之晶片體設定於加重試驗器,向上下方向拉 伸,測定端子破壞瞬間之拉伸強度。又,測定樣品之電阻 。結果币於表1。 〔實施例1 1〕 除第2金屬層之A g粉末之平均粒徑爲3 . 0/zm以 外均同實施例1 0,製作樣品評估之。結果示於表1。 〔實施例1 2〕 除第2金屬層之A g粉末之平均粒徑爲5 * 0 以 外均同實施例10,製作樣品評估之。結果示於表1。 〔實施例1 3〕 除第2金屬層之A g粉末之平均粒徑爲9 . 〇 y m以 外均同實施例1 〇,製作樣品評估之。結果示於表1。 〔比較例1〕 除第2金屬層之Ag粉末之平均粒徑爲1 2, 本紙张尺度適用中國國家枵準(CNS ) /…尤格(210Χ297/>/| ) -53-iT This paper size is applicable to China National Standards of Accreditation (CNS) 2] 〇x? ym) The Ministry of Standards Bureau of the Ministry of Standards, Kong Xiaoxian Cooperative Co., Ltd. printed bismuth 414898_H7 _ 5. Description of the invention (50), confirm C112O, Cu304, CuO . In addition, the cross section observed by SEM shows that the degree of diffusion of Ag in the oxide intermediate layer (the ratio of the diffusion layer of Ag in the table) is defined as the average thickness of the oxide intermediate layer 33 and the average thickness of the oxide intermediate layer 33. The ratio of the average thickness of the A g layer 3 5. Next, a sample of each of the obtained additives was used to sequentially form a nickel plating layer and an ore-tin-lead alloy layer by an electrolytic method. Leads were soldered to both ends of the obtained sample, and the wafer body to which the lead was attached was set in a weight tester, and the chip was stretched up and down to measure the tensile strength at the moment of terminal failure. Also, measure the resistance of the sample. The results are shown in Table 1. [Example 1 1] Except that the average particle diameter of the A g powder of the second metal layer was 3.0 / zm, the same procedure was performed as in Example 10, and samples were prepared and evaluated. The results are shown in Table 1. [Example 1 2] Except that the average particle size of the A g powder of the second metal layer was 5 * 0, the same procedure as in Example 10 was performed, and samples were prepared and evaluated. The results are shown in Table 1. [Example 1 3] Except that the average particle size of the A g powder of the second metal layer was 9.0 μm, the same procedure was performed as in Example 10, and samples were prepared and evaluated. The results are shown in Table 1. [Comparative Example 1] Except that the average particle size of the Ag powder of the second metal layer is 12, the size of this paper is applicable to China National Standards (CNS) / ... Yug (210 × 297 / > / |) -53-

414898 at __ Η 7 五、發明説明(51 ) 以外均同實施例1 0,製作樣品評估之。結果示於表1。 〔實施例1 4〕 除於第2金屬層用糊添加lw t %之P b Ο — B2〇2 —T 1 2〇3系玻璃釉(軟化點:3 0 3 °C)之外均同實施 例1 0,製成樣品評估之。結果示於表1。 [I . # 〔實施例1 5〕 除於第2金屬層用糊添加1 w t %之P b 0 — B2〇3 —S i 〇2系玻璃釉(軟化點:470°C)之外均同實施例 1 0,製成樣品評估之。結果示於表1。 了 _ 〔實施例1 6〕 除於第2金屬層用糊添加lw t %之Z n 0 — B2〇3 一 S i 0 ξ系玻璃釉(軟化點:6 1 0 t:)之外均同實施例 1 0,製成樣品評估之'•結果示於表1。 本紙張尺度適用中國國家枕牟{ cns )以圯牯公# ) -54 - 五、發明説明(52 ) 表1 經辦部中史榡卑局另Η消费合竹=il印製 414898 a- B7 樣品No. Ag粒徑 (β m) 玻璃 氧化層中 之Ag之 比率 電阻 (Ω ) 拉伸強 度(kg) 實施例 10 0.5 杯 0.95 0.03 3.0 實施例 11 3 Μ 0.8 0.1 3.0 實施例 12 5 -frrf. HIT J\\\ 0.5 0.24 3.1 實施例 13 9 ifnt m 0.1 0.66 3.0 比較例 1 '12 m 0 0.74 1.1 實施例 14 0.5 PbO-B2〇3-Tl2〇3 0.2 0.61 3.0 茶 實施例 15 0.5 PbO-B2〇3-Si〇2 系 0.97 0.02 3.1 實施例 16 0.5 Zn〇-B2〇3-Si〇2 系 0.1 0.7 2.9 由表1可知,本發明之樣品,容易獲得較小之電阻,端 子之拉伸強度亦足夠。又,A g擴散層之比率與電阻値之 相關關係可由表1獲致某種程度確認,但A g之擴散率以 上述方法完全把握有困難,表中以氧化層中之A g之比率 記載之數値,僅表示給予A g之存在量之傾向之程度。 〔實施例1 7〕 除第1金屬層含有之Cu ’及第2金屬層含有之Ag ,分別以N i及P d取代之外餘均间實施例1 〇〜1 6製 作各樣品,評估結果發現,因金屬之差異產生電阻値等之414898 at __ Η 7 V. Except for the description of the invention (51), it is the same as in Example 10, and a sample is made for evaluation. The results are shown in Table 1. [Example 1 4] The same practice was performed except that lw t% of P b 〇 — B2 02 —T 1 2 0 3 glass glaze (softening point: 3 0 3 ° C) was added to the paste for the second metal layer. Example 10 was prepared as a sample and evaluated. The results are shown in Table 1. [I. # [Example 1 5] It is the same except that 1 wt% of P b 0 — B2〇3 —S i 〇2 glass glaze (softening point: 470 ° C) is added to the paste for the second metal layer. Example 10 was prepared as a sample and evaluated. The results are shown in Table 1. _ [Example 16] It is the same except that lw t% of Z n 0 — B2 03-S i 0 ξ-based glass glaze (softening point: 6 1 0 t :) is added to the paste for the second metal layer. The results obtained in Example 10 were evaluated as shown in Table 1. This paper size applies to the Chinese national pillow {cns) 以 圯 牯 公 #) -54-V. Description of the invention (52) Table 1 In the Department of Economic Affairs, the Shibei Bureau, and the consumption is equal to 414898 a-B7 Sample No. Ag particle size (β m) Ag ratio resistance (Ω) in glass oxide layer Tensile strength (kg) Example 10 0.5 cup 0.95 0.03 3.0 Example 11 3 M 0.8 0.1 3.0 Example 12 5 -frrf HIT J \\\ 0.5 0.24 3.1 Example 13 9 ifnt m 0.1 0.66 3.0 Comparative Example 1 '12 m 0 0.74 1.1 Example 14 0.5 PbO-B2〇3-Tl02 03 0.2 0.61 3.0 Tea Example 15 0.5 PbO- B2〇3-Si〇2 series 0.97 0.02 3.1 Example 16 0.5 Zn〇-B2〇3-Si〇2 series 0.1 0.7 2.9 As can be seen from Table 1, the sample of the present invention is easy to obtain a small resistance and the terminal is stretched The intensity is also sufficient. In addition, the correlation between the ratio of the Ag diffusion layer and the resistance 値 can be confirmed to some extent in Table 1. However, it is difficult to fully grasp the diffusion ratio of Ag by the above method. The table describes the ratio of Ag in the oxide layer. The number indicates only the degree of the tendency to give the amount of Ag present. [Example 17] Except for Cu ′ contained in the first metal layer and Ag contained in the second metal layer, Ni and P d were substituted respectively. Examples 1 to 10 were used to prepare samples and evaluate the results. Found that resistance due to metal differences

本;ίϋ度適用中國國家枕率(CNS ) /以規松f 210XThis; ίϋ degree applicable to China National Pillow Ratio (CNS)

-55- 414898 A7 ___.___B 7 五、發明説明(53 ) 差異》. 〔實施例1 8〕 以下,製作積層型晶片電容器作爲本發明之電子元件 之其他應用例。 〔介電體層〕 準備介電體層之主原料.,即B a C〇3 (平均粒徑: 2 . O/im)及 Ti〇2 (平均粒徑:2 , Οαπι) 。Ba /Ti之原子比爲1 . 〇〇。另外,準備〇 · 2wt%之 MnC〇3,0 . 2wt% 之 MgC〇3,2 · lwt% 之 Y2〇3,2.2wt%(BaCa)Si〇3作爲 B a T i Ο 3之添加物。將各原料粉末以水中球磨機混合, 乾燥之,將所得混合粉末1 2 5 0°C預燒2小時。將該預 燒分以水中球磨機粉碎,乾燥之。於所得預燒粉添加丙烯 基樹脂有機黏合劑,及氯化亞甲基及丙酮混合之1作爲介 電體漿。用刮刀將所得介電體漿作成生片。 〔內部導體〕 準備賤金屬之Ni粉末(平均粒徑:0 . 8/zm)作 爲內部導體材料。於其中添加乙基纖維素有機黏合劑’及 透平油有機溶劑,使用三輥混練作成內部導體用糊。 〔第1金屬層用糊〕 本紙张尺度適用中國國家枕隼< CNS } Λ4mi, ( 210x7^ η - 56 - (¾先間""''""""事^丹^^本頁)-55- 414898 A7 ___.___ B 7 V. Description of the Invention (53) Differences. [Embodiment 1 8] Next, a multilayer chip capacitor is fabricated as another application example of the electronic component of the present invention. [Dielectric layer] The main raw materials of the dielectric layer are prepared, that is, B a C03 (average particle diameter: 2.0 / im) and Ti〇2 (average particle diameter: 2, 0απι). The atomic ratio of Ba / Ti is 1.0. In addition, 0.2% by weight of MnC03, 0.2% by weight of MgC03, 2.1% by weight of Y2O3, and 2.2% by weight of (BaCa) Si03 were prepared. Each raw material powder was mixed with a ball mill in water, dried, and the obtained mixed powder was calcined at 125 ° C for 2 hours. This calcined fraction was pulverized with a water ball mill and dried. A propylene-based resin organic binder was added to the obtained calcined powder, and 1 of a mixture of methylene chloride and acetone was used as a dielectric paste. The obtained dielectric slurry was made into a green sheet using a doctor blade. [Internal Conductor] Ni powder (average particle size: 0.8 / zm) of base metal was prepared as the internal conductor material. Ethylcellulose organic binder 'and turbine oil organic solvent were added thereto, and kneaded with three rolls to prepare a paste for internal conductors. [Paper for the first metal layer] This paper size applies to the Chinese National Pillow < CNS} Λ4mi, (210x7 ^ η-56-(¾xianjian " " '' " " " " 事 ^ 丹(^^ this page)

1 4i^898 Α ί n? 五、發明説明(54 ) 準備C11粉末(平均粒徑:〇 . ,及相對該 粉未添加有7w t %之緦系玻璃者,作爲第1金屬層用糊 原料。於其中添加丙烯基樹脂有機黏合劑,及透平油有機 溶劑,使用三輥混練作成第1金屬層用糊。 〔第2金屬層用糊〕 準備A g粉末(平均.粒徑:〇 · 5j«m),及相對該 粉末有1 w t %之硼酸鉛玻璃,作爲第2金屬層用糊原料 ,於其中添加丙烯基樹脂有機黏合劑,及透平油有機溶劑 ,使用三輥混練作成第2金屬層用糊。 〔晶片電容器之製作〕 爲得特定厚度將生片數片積層,於其上藉印刷法內部 電極用糊,再將生片積層,如此般將印刷有內部電極之薄 片與生片交互積層,最後將生片積層特定片數。之後,對 該積層體熱壓接,燒結後切斷成縱X橫X厚爲3 _ 2x 1.6父1.Qmm之晶片狀之生晶片。 將所得生晶片,於空氣中,8 0°C下放置3 0分鐘, 乾燥之。於N2 + H2 (H2 : 3%)還元環境中’於 1 3 0 0 °C保持3小時’燒結之,之後’於加濕之Η 2氧分 壓1 0_7氣壓環境中,於1 〇 〇 〇°c下保持2小時,得晶 片體。 在所得晶片體兩端部’塗布上述第1金屬層用糊’乾 燥之,於N2 + H2 (Hs : 4%)環境中’於770°c下 本紙張尺度適用中國國家橾隼(CNS ) ΛΉ兄怙(2S0X ?们.公;) - 57 - 經淖部中戎標準ΛΚ工消费合竹社印製 ___414898_______ 五、發明説明(55 ) 保持1 0分鐘燒結之,形成C u含有層之第1金屬層前驅 體。 接著,在形成有第1金屬層前驅體之晶片體兩端部, 藉浸漬法塗布上述含A g之第2金屬層用糊,乾燥之,於 空氣中,昇溫速度分別設爲1800 °C/h (樣品1), 2 4 0 0 t / h (樣品 2 ),及 3 0 〇 〇 °c / h (樣品 3 ),於6 5 0 °C下保持10分鐘,燒結以形成第2金屬層 之同時使第1金屬層前驅體表面氧化,形成含較高電阻之 氧化銅的氧化物中間層=此時,第2金屬層含有之銀粒子 分散於氧化物中間層內形成路徑,有效電阻値受擴散於氧 化物中間層之A g粒子所形成路徑之影響,而爲低値。 切斷所得樣品1〜3之晶片電容器之端部,觀察之。 其斷面照片分別爲圖8〜10 =又,圖1〇之擴大照片示 於圖1 1 ’圖9之端面之氧化銅以氟酸蝕刻之圖示於圖 1 2 ’圖1 2之擴大照片示於圖1 3 «圖8〜1 0示端部 ’係由晶片體4 1 ,及含銅之第1金屬層4 2,及含氧化 銅之氧化物中間層4 3,及含銀之第2金屬層4 4依序形 成層狀。於氧化物中間層4 3中分散有第2金屬層中之金 屬(Ag) ’而且,該分散之金屬粒子結合成絲狀由第1 金屬層4 2擴及第2金屬層4 4形成路徑(如圖1 3所示 )。此時’第1金屬層之膜厚約氧化物中間層 之膜厚約1 2#ηι,第2金屬層之膜厚約3 0 。經由 E PMA解析氧化物中間層,結果確認氧之存在。又,藉 X線折射解析氧化物中間層,結果確認C u 2 〇, 以長尺度適用中國國家拉.準('ϋ~)—~^Γ_------------ (¾^^¾^而之vi-f 項再J/ικ本 π )1 4i ^ 898 Α ί n? 5. Description of the invention (54) Prepare C11 powder (average particle size: 0.05), and those without 7w t% of actinide glass added to the powder, as the first metal layer paste raw material A propylene-based resin organic binder and a turbine oil organic solvent were added thereto, and three-roll kneading was used to prepare a paste for the first metal layer. [Paste for the second metal layer] A g powder (average particle diameter: 0 ·) was prepared. 5j «m) and 1 wt% lead borate glass relative to the powder, as a paste material for the second metal layer, an acrylic resin organic binder and a turbine oil organic solvent were added thereto, and three-roll kneading was used to prepare the first 2 Paste for metal layer. [Fabrication of chip capacitors] To obtain a specific thickness, a number of green sheets are laminated, and then the green electrode paste is printed on the printed method, and then the green sheets are laminated. The green sheets are laminated alternately, and finally the green sheets are laminated with a specific number of sheets. After that, the laminated body is thermally compression-bonded and sintered to cut into green wafers having a vertical X horizontal X thickness of 3 _ 2x 1.6 father 1.Qmm. The obtained green wafer was left in the air at 80 ° C for 30 minutes. Dry it. Sinter it in N2 + H2 (H2: 3%) for 3 hours at 1 3 0 0 ° C, and then sinter it in a humidified atmosphere. 2 Oxygen partial pressure 1 0-7 atmosphere The wafer body was held at OO ° C for 2 hours to obtain a wafer body. The two ends of the obtained wafer body were 'coated with the above-mentioned first metal layer paste' and dried in an N2 + H2 (Hs: 4%) environment at 770 °. c The following paper standards are applicable to the Chinese National Standard (CNS) ΛΉ Brother 怙 (2S0X? men.gong;)-57-Printed by the Ministry of Economic Affairs Zhongrong Standard ΛΚ 工 消费 合 竹 社 ___414898_______ V. Description of the Invention (55) It was sintered for 10 minutes to form a first metal layer precursor containing a Cu-containing layer. Next, the above-mentioned second metal containing Ag was coated on both ends of the wafer body on which the first metal layer precursor was formed by dipping. The layer paste is dried and dried in air. The heating rate is set to 1800 ° C / h (Sample 1), 2400 t / h (Sample 2), and 300 ° C / h (Sample 3). ), Held at 650 ° C for 10 minutes, sintered to form a second metal layer while oxidizing the surface of the precursor of the first metal layer to form oxygen containing copper oxide with higher resistance Intermediate layer = At this time, the silver particles contained in the second metal layer are dispersed in the oxide intermediate layer to form a path, and the effective resistance 値 is low due to the influence of the path formed by the Ag particles diffused in the oxide intermediate layer. The ends of the chip capacitors of the obtained samples 1 to 3 were cut and observed. The cross-sectional photos are shown in FIGS. 8 to 10 = again, and the enlarged photos of FIG. 10 are shown in FIG. The illustration of the etching of hydrofluoric acid is shown in FIG. 1 2 'The enlarged photo of FIG. 12 is shown in FIG. 1 3 «The end portion shown in Fig. 8 to 10' is composed of the wafer body 4 1 and the first metal layer 4 2 containing copper, And a copper oxide-containing oxide intermediate layer 4 3 and a silver-containing second metal layer 4 4 are sequentially formed into layers. The metal (Ag) in the second metal layer is dispersed in the oxide intermediate layer 4 3. Further, the dispersed metal particles are combined into a filament shape, and the first metal layer 4 2 and the second metal layer 44 are formed into a path ( (As shown in Figure 13). At this time, the film thickness of the 'first metal layer is approximately 12 # ηι, and the film thickness of the second metal layer is approximately 30. The oxide intermediate layer was analyzed by E PMA, and as a result, the presence of oxygen was confirmed. The oxide intermediate layer was analyzed by X-ray refraction. As a result, it was confirmed that Cu 2 〇 was applied to the Chinese national standard on a long scale. (准) ~~ ^ Γ _------------ ( ¾ ^^ ¾ ^ and the vi-f term is J / ικ 本 π)

414898 Λ7 Η7 五、發明説明(56) C113O4 » CuO & 接著,在昇溫速度:2400°C/li,保持溫度 6 8 0 〇C之樣品,及未形成第1金屬層及氧化物中間層及 第2金屬層之比較樣品,藉由電解法依序彤成鍍鎳層’鍍 錫鉛合金層。於所得樣品兩端焊接引線,將附有引線之晶 片體設定於加重試驗器向上下方向拉伸’測定端子破壞瞬 間之拉伸強度。測定所得樣品之E S R,結果如下。 訂 拉伸強度(Kg) ESR(m ) 樣品 4 20 比較 4 0.5 經滴部中决標卑局h工消费合竹社印製 〔實施例1 9〕 針對在實施例1 0作成之基材上形成實施例1 8之第 1金屬層及氧化物中間層及第2金屬層,及未形成其等之 樣品測定溫度特性。結果示於圖1 4〜1 6。圖1 4爲本 發明樣品及比較樣品之溫度產生之電阻値變化,圖1 5爲 本發明樣品之電阻,頻率特性之溫度產生之變化,圖1 6 爲比較樣品之電阻之頻率特性及溫度產生之變化。 由圖1 4〜1 6可知,本發明之樣品大致不受溫度之 影響,呈穩定狀態。 針對上述實施例所得A g分散率不同之各樣品,經由 畫像解析裝置(旭化成製:IP. 1000)解析其斷面, 算出含C u氧化物之氧化物中間層之總面積,及該氧化物 本紙張尺度適用中國國家枕準(CKS ) AOIL枯(2]0x2们公# 59- 4148S8 "7 五、發明説明(57) 中間層中確認之A g粒子所佔總面積.,算出兩者之面積比 (A g / C u 2 0 + A g )。測定各樣品之電阻値,結果示 於圖1 7。 由圖1 7可知,Ag粒子之面積比(分散率)大之樣 品,電阻値,反之,A g粒子之面積比(分散率)小之樣 品,電阻値變高,且兩者大略爲直線之比例關係》 〔發明之效果〕 依本發明,可以實現以簡單工程得均一氧化物層,該 氧化物層之電阻値之控制容易,且可得高精度,另外,氧 化物層與其他金屬含有層之接著強度良好,引線之接著強 度佳之電子元件之製造方法,及電子元件。 . 又,可實現具穩定之溫度特性之電子元件之製造方法 ,及電子元件。 ^ 〔圖面之簡單說明〕 圖1 :本發明之c R複合電子元件之基本構成之斷面 槪略圖。 圖2:本發明應用例之晶片電阻體之基本構成之斷面 槪略圖。/^ 圖3:本發明之CR複合電子元件樣品之ESR之圖 。r Γ 圖4 :本發明之CR複合電子元件之端子電極部分之 斷面照片圖。 ^間讀艿而之"-··--·1'^1再执舄本万} 'τ 本紙張尺度適用中國國家榡準(CNS ) Λ4悅怡(210Χ?νϋϊ . 6〇 經M部中史標ίί.局Μ工消费合竹社印掣 414898 Λ7 ____m ___ 五、發明説明(58) 圖5:圖4之擴大照片。f 圖6 :本發明之電子元件之斷面照片。 圖7:本發明之應用例之晶片電阻體之斷面之照片。 圖8:本發明之應用例之晶片電容器電阻體之斷面之 照片。^ 圖9 :本發明之應用例之晶片電容器體之斷面之照片 0 0 圖1 0 :本發明之應用例之晶片電容器體之斷面之照 片。 圖1 1 :本發明之應用例之晶片電容器體之斷面之照 片" 圖1 2 :本發明之應用例之晶片電容器體之斷面之照 片。/ 圖1 3 :本發明之應用例之晶片電容器體之斷面之照 片。 圖1 4 :本發明應用例之電阻體之樣品與比較樣品之 溫度與電阻値之變化關係圖y 圖1 5 :本發明樣品之電阻値:頻率特性之受溫度影 響之變化圖。 圖1 6 :比較樣品之電阻値:頻率特性之受溫度影響 之變化圖。 圖1 7 :氧化物中間層之總面積,及該氧化物中間層 中確認之Ag粒子之佔有總面積之比(Ag擴散率),及 電阻値間之關係圖。f U?先s^lv而之注f項#填巧本Κ )414898 Λ7 Η7 V. Description of the invention (56) C113O4 »CuO & Next, at a temperature rising rate: 2400 ° C / li, a sample maintained at a temperature of 6800 ° C, and the first metal layer and the oxide intermediate layer were not formed and A comparative sample of the second metal layer was sequentially formed into a nickel-plated layer and a tin-lead alloy layer by an electrolytic method. Leads were soldered to both ends of the obtained sample, and the wafer body with the lead was set in a weight tester to stretch in the up and down direction 'to measure the tensile strength at the moment of terminal failure. The E S R of the obtained sample was measured, and the results are as follows. Order tensile strength (Kg) ESR (m) Sample 4 20 Comparison 4 0.5 Printed by the Ministry of Justice, and printed by Hezhu Co., Ltd. [Example 1 9] For the substrate prepared in Example 10 The first metal layer, the oxide intermediate layer, and the second metal layer of Example 18 were formed, and the temperature characteristics were measured for samples not formed therefrom. The results are shown in Figs. Figure 14 shows the change in resistance caused by the temperature of the sample of the present invention and the comparison sample, Figure 15 shows the change in resistance of the sample according to the present invention, the frequency characteristics of the temperature, and Figure 16 shows the frequency characteristic of the resistance of the comparison sample and the temperature. The change. It can be seen from Figs. 1 to 16 that the sample of the present invention is substantially unaffected by temperature and is in a stable state. For each sample with different A g dispersion ratios obtained in the above examples, the cross-section was analyzed by an image analysis device (manufactured by Asahi Kasei: IP. 1000), and the total area of the oxide intermediate layer containing Cu oxide and the oxide were calculated. This paper scale is applicable to China National Pillow Standard (CKS) AOIL withered (2) 0x2MEN public # 59- 4148S8 " 7 V. Description of the invention (57) Total area occupied by A g particles confirmed in the middle layer. Calculate both The area ratio (A g / Cu 2 0 + A g). The resistance 値 of each sample was measured, and the results are shown in Fig. 17. From Fig. 17, it can be seen that the sample with a larger area ratio (dispersion ratio) of Ag particles has an electrical resistance. Alas, on the contrary, the sample with a smaller area ratio (dispersion ratio) of Ag particles has a higher resistance 値, and the relationship between the two is almost linear. [Effect of the invention] According to the present invention, uniform oxidation can be achieved by simple engineering. It is easy to control the resistance of the physical layer and the oxide layer, and high precision can be obtained. In addition, the manufacturing method of the electronic component having good bonding strength between the oxide layer and other metal-containing layers, and the bonding strength of the lead, and the electronic component. Also, it can achieve stability Manufacturing method of electronic components with temperature characteristics, and electronic components. ^ [Simplified description of drawings] Figure 1: A schematic cross-sectional view of the basic structure of the c R composite electronic component of the present invention. Figure 2: Application example of the present invention A schematic cross-sectional view of the basic structure of a chip resistor body. / ^ Figure 3: ESR diagram of a sample of a CR composite electronic component of the present invention. R Γ Figure 4: Cross-section photo of a terminal electrode portion of the CR composite electronic component of the present invention Figure. ^ Read and read "-··-· 1 '^ 1 re-execute this paper}' τ This paper size applies to China National Standards (CNS) Λ4 悦 怡 (210 ×? Νϋϊ. 6〇 经Shi B in the Ministry of History of the Ministry of Industry and Technology of the People's Republic of China. 414898 Λ7 ____m ___ V. Description of the Invention (58) Figure 5: Enlarged photo of Figure 4. f Figure 6: Cross-section photo of the electronic component of the present invention. Figure 7: Photograph of a cross section of a chip resistor body in an application example of the present invention. Figure 8: Photograph of a cross section of a chip capacitor resistor body in an application example of the present invention. ^ Figure 9: Chip capacitor body of an application example of the present invention Photograph of the cross section 0 0 Figure 1 0: Photograph of the cross section of the chip capacitor body of the application example of the present invention Figure 1 1 1: Photograph of a cross section of a chip capacitor body according to an application example of the present invention; Figure 12 2: Photograph of a cross section of a chip capacitor body according to an application example of the present invention. / Figure 1 3: Application example of the present invention Photograph of the cross section of the chip capacitor body. Figure 14: The relationship between the temperature and resistance of the sample of the resistor of the application example of the present invention and the comparison sample. Figure 15: The resistance of the sample of the present invention. Change graph of temperature effect Figure 16: Resistance of comparison sample 値: Change graph of frequency characteristic affected by temperature. Figure 17: The relationship between the total area of the oxide intermediate layer, the ratio of the total area occupied by the Ag particles confirmed in the oxide intermediate layer (Ag diffusivity), and the resistance 値. f U? first s ^ lv and note f item # fill in this book)

本紙張尺度適用中國國家梂準(CNS )八4圯枯() -61 - A7 414898 B7 五、發明説明(59-1) 符號說明 2 介 電 體 層 3 內 部 電 極 層 1 1 4 第 1 金 屬 層 5 氧 化物 中 間 層 請 1 1 1 6 第 2 金 屬 層 1 2 絕 緣 體 層 先 閱 Μ 1 1 1 3 內 部 導 體 1 4 第 1 金 屬 層 背 ίδ 1 之 I 1 5 化 物 中 間 層 1 6 第 2 金 屬 層 注产 意 1 1- 1 7 電 鍍 層 2 1 基 板 Ψ 項、 再 1 1 2 2 C U 金 屬 層 2 3 C U 氧 化 物 層 Iq !裝 頁 1 2 4 A g 金 屬 層 3 1 晶 片 體 ν_κ· 1 3 2 第 1 金 屬 層 3 3 氧 化 物 中 間 層 l 1 3 4 第 2 金 屬 層 3 5 金 屬 ( A g ) 1 1 4 1 晶 片 體 4 2 第 1 金 屬 層 訂 I 4 3 氧 化 物 中 間 層 4 4 第 2 金 屬 層 1 1 ^".^υ^^ΐ^Γ"·^'··- ^^,1 本紙張尺度適舟中國國家標隼(CNS ) A4規格(210X29*?公釐) · 61-1_This paper size is applicable to China National Standards (CNS) 8 4 圯 () -61-A7 414898 B7 V. Description of the invention (59-1) Symbol description 2 Dielectric layer 3 Internal electrode layer 1 1 4 First metal layer 5 For oxide intermediate layer, please read 1 2 1 2nd metal layer 1 2 Insulator layer first 1 1 1 3 Internal conductor 1 4 1st metal layer back δ 1 of 1 1 5th compound intermediate layer 1 6 2nd metal layer injection production Note 1 1- 1 7 Electroplated layer 2 1 Substrate item, then 1 1 2 2 CU metal layer 2 3 CU oxide layer Iq! Page 1 2 4 A g metal layer 3 1 chip body ν_κ · 1 3 2 No. 1 Metal layer 3 3 oxide intermediate layer 1 1 3 4 second metal layer 3 5 metal (Ag) 1 1 4 1 wafer body 4 2 first metal layer I 4 3 oxide intermediate layer 4 4 second metal layer 1 1 ^ ". ^ Υ ^^ ΐ ^ Γ " · ^ '··--^^, 1 This paper is suitable for China National Standard (CNS) A4 size (210X29 *? Mm) · 61-1_

Claims (1)

六、申請專利範.圍 第87 1 1 6661號專利申請案 中文申請專利範圍修正本 民國89年4月修正 1 種電子元件,係具有:Μ少含有金屬之第1電 子元件,及燒結金屬粒子形成之第2金屬層;於|^2金屬 層間具有氧化物中間層;其特徵爲: 上述第2金屬層含有之金屬粒子之氧化還元平衡曲線 ,係較第1金屬層含有之金屬粒子之氧化還元平衡曲線位 於更上位; 上述氧化物中間層係含有第1金屬層含有之金屬之氧 化物。 2 .如申請專利範圍第1項之電子元件,其中 上述第1金屬層與第2金屬層係藉由上述氧化物中間 層作電導通: 上述氧化物中間層係作爲電阻體之功能。 經濟部智慧財產局員工消費合作社印製一 3 .如申請專利範圍第1谭之電子元件,其中 上述第1金屬層係含有Fe,Co,Cu及Ni中之 一種或二種以上, 第2金屬層係含有Ag,Au,P t,P d ’ Rh ’ I r及Ru中之一或二種以上。 4 .如申請專利範圍第1項之電子元件,其中 上述氧化物中間層之氧化物係含有F e Ο,α — F e2〇3 ,α — Fe2〇3* F 03〇4 * CoO * 本紙張尺度適用中國國家標準(CNS)A4規格(210 χ 297公釐)Sixth, the scope of patent application. The patent application No. 87 1 1 6661 Chinese application patent scope amendment In April, the Republic of China amended an electronic component, which has: the first electronic component that contains less metal, and sintered metal particles A second metal layer formed; an intermediate oxide layer between the metal layers; and the characteristics are: the oxidation-reduction equilibrium curve of the metal particles contained in the second metal layer is more than that of the metal particles contained in the first metal layer The reduction equilibrium curve is higher; the above-mentioned oxide intermediate layer is an oxide of a metal contained in the first metal layer. 2. The electronic component according to item 1 of the scope of patent application, wherein the first metal layer and the second metal layer are electrically connected through the oxide intermediate layer: the oxide intermediate layer functions as a resistor. Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 3. For example, the electronic component of the first patent application scope, wherein the first metal layer contains one or more of Fe, Co, Cu and Ni, the second metal The layer system contains one or two or more of Ag, Au, P t, P d 'Rh' I r and Ru. 4. The electronic component according to item 1 of the scope of patent application, wherein the oxide of the above-mentioned oxide intermediate layer contains F e 0, α — F e2 03, α — Fe 2 03 * F 03 04 * CoO * This paper Standards apply to China National Standard (CNS) A4 specifications (210 x 297 mm) 六、申請專利範.圍 第87 1 1 6661號專利申請案 中文申請專利範圍修正本 民國89年4月修正 1 種電子元件,係具有:Μ少含有金屬之第1電 子元件,及燒結金屬粒子形成之第2金屬層;於|^2金屬 層間具有氧化物中間層;其特徵爲: 上述第2金屬層含有之金屬粒子之氧化還元平衡曲線 ,係較第1金屬層含有之金屬粒子之氧化還元平衡曲線位 於更上位; 上述氧化物中間層係含有第1金屬層含有之金屬之氧 化物。 2 .如申請專利範圍第1項之電子元件,其中 上述第1金屬層與第2金屬層係藉由上述氧化物中間 層作電導通: 上述氧化物中間層係作爲電阻體之功能。 經濟部智慧財產局員工消費合作社印製一 3 .如申請專利範圍第1谭之電子元件,其中 上述第1金屬層係含有Fe,Co,Cu及Ni中之 一種或二種以上, 第2金屬層係含有Ag,Au,P t,P d ’ Rh ’ I r及Ru中之一或二種以上。 4 .如申請專利範圍第1項之電子元件,其中 上述氧化物中間層之氧化物係含有F e Ο,α — F e2〇3 ,α — Fe2〇3* F 03〇4 * CoO * 本紙張尺度適用中國國家標準(CNS)A4規格(210 χ 297公釐) 韻0808 414898 々、申請專利範圍 C〇3〇4,Cii2〇,CU3〇4,CuO,N i 〇 中之一 種或二種以上a 5 .如申請專利範圍第1項之電子元件’其中 上述第1金屬層,氧化物中間層及第2金屬層係含有 玻璃0〜2〇wt%。 6 .如申請專利範圍第1項之電子元件,其中„> 介電體層與內部電極交互積層, 形成於該積層體端部之端子電極,與上/述內部電極係 電連接成電容器, 上述端子電極之至少一方係由內部電極側起依序具有 上述第1金屬層,氧化物中間層,及第2金屬層。 7 .如申請專利範圍第6項之電子元件,其中 具有等效電路爲CR或(LC.) R串聯電路。、 8 .如申請専利範圍第6項之電子元件,其中 上述內部電極層爲含有N i。 9 ·如申請專利範圍第6項;^電子元件,其中 上述端子電極之外側具電鍍層。y 1 0 · —種電子兀件,係具有:含有在氧化環境中藉 由燒結而成爲氧化物之第1金屬的第1金屬層;及對含有 在氧化環境中即使燒結亦不起氧化之金屬的第2金屬粒子 進行燒結而形成之第2金屬層;在該2金屬層間具有氧化 物中間層;其特徵爲: 上述氧化物中間層係含有第1金屬層所含有第1金屬 之氧化物’且在上述氧化物中間層中分散有第2金屬層所 本紙張尺度適用令國國家標準(CNS)A4規格(210 X 297公釐) -------^-------%--------訂---------線- (請先閱讀背面之注意事硬再填寫本頁) 經濟部智慧財產局員工消費合作社印製| -2- A8B8C8D8 414898 六、申請專利範圍 含有之第2金屬粒子。/ 1 1 .如申請專利範圍第1 〇項之電子元件,其中 分散於上述氧化物中間層之第2金屬粒子,係以金屬· 粒子之狀態及/或金屬粒子間之一部分呈融合之狀態存在Sixth, the scope of patent application. The patent application No. 87 1 1 6661 Chinese application patent scope amendment In April, the Republic of China amended an electronic component, which has: the first electronic component that contains less metal, and sintered metal particles A second metal layer formed; an intermediate oxide layer between the metal layers; and the characteristics are: the oxidation-reduction equilibrium curve of the metal particles contained in the second metal layer is more than that of the metal particles contained in the first metal layer The reduction equilibrium curve is higher; the above-mentioned oxide intermediate layer is an oxide of a metal contained in the first metal layer. 2. The electronic component according to item 1 of the scope of patent application, wherein the first metal layer and the second metal layer are electrically connected through the oxide intermediate layer: the oxide intermediate layer functions as a resistor. Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 3. For example, the electronic component of the first patent application scope, wherein the first metal layer contains one or more of Fe, Co, Cu and Ni, the second metal The layer system contains one or two or more of Ag, Au, P t, P d 'Rh' I r and Ru. 4. The electronic component according to item 1 of the scope of patent application, wherein the oxide of the above oxide intermediate layer contains F e 0, α-F e2 03, α-Fe 2 0 3 * F 03 04 * CoO * This paper Standards are applicable to China National Standard (CNS) A4 specifications (210 x 297 mm). Rhyme 0808 414898 々, one or two or more of the scope of patent applications C0304, Cii20, CU304, CuO, Ni 〇 a 5. The electronic component according to item 1 of the scope of the patent application, wherein the first metal layer, the oxide intermediate layer, and the second metal layer contain 0 to 20% by weight of glass. 6. The electronic component according to item 1 of the patent application scope, wherein the > dielectric layer is laminated with the internal electrode alternately, and the terminal electrode formed at the end of the laminated body is electrically connected to the above / mentioned internal electrode system to form a capacitor, as described above. At least one of the terminal electrodes has the first metal layer, the oxide intermediate layer, and the second metal layer in this order from the internal electrode side. 7. The electronic component according to item 6 of the scope of patent application, which has an equivalent circuit as CR or (LC.) R series circuit. 8. The electronic component according to item 6 of the scope of application, wherein the above-mentioned internal electrode layer contains Ni. 9 · The item 6 of the scope of application for patent; The outer side of the terminal electrode is provided with a plating layer. Y 1 0 — An electronic component having a first metal layer containing a first metal that becomes an oxide by sintering in an oxidizing environment; A second metal layer formed by sintering second metal particles that do not oxidize the metal even if sintered; an oxide intermediate layer between the two metal layers; the oxide intermediate layer contains the first The metal layer contains the oxide of the first metal 'and the second metal layer is dispersed in the above-mentioned oxide intermediate layer. The paper size applies the national standard (CNS) A4 specification (210 X 297 mm) ---- --- ^ -------% -------- Order --------- line- (Please read the cautions on the back before filling this page) Intellectual Property of the Ministry of Economic Affairs Printed by the Bureau's Consumer Cooperatives | -2- A8B8C8D8 414898 VI. The second metal particle contained in the scope of patent application. / 1 1. For the electronic component of item 10 in the scope of patent application, which is dispersed in the above-mentioned oxide intermediate layer 2Metal particles exist in a state of metal and particles and / or in a state where a part of metal particles is fused 1 2 .如申請專利範圍第1 〇項之電子元件v属中 上述氧化物中間層,係形成有分散之第2金屬粒子間 之一部分呈融合狀態之導通路徑。/ .- 1 3 .如申請專利範圍第1 〇項之電子元件,其中 分散於上述氧化物中間層之第2金屬粒子之含有量, 當觀察所形成之氧化物中間層之斷面而確認之第2金屬粒 子之於氧化物之佔有面積,與氧化物中間層全體之面積間 之比,以分散粒子之總面積/氧化物中間層之總面積X 100來表示時,係爲20〜99%。? 1 4 .如申請專利範圍第1 0項之電子元件,其中 上述第2金屬層所含有,之第2金屬粒子,其平均粒子 徑爲 0.01 〜10//m。. 1 5 .如申請專利範圍第1 0項之電子元件,其中 上述第1金屬層所含有之第1金屬粒子,其平均粒子 徑爲0 . 1〜5 μιη,上述第2金屬層所含有之第2金屬 粒子,其平均粒子徑爲〇 . 〇5〜5//m。/ 1 6 .如申請專利範圍第1 0項之電子元件’其中 上述第2金屬層所含有第2金屬粒子,係含有A g ’ Pt ,Pd,Rh,Ru,I r ,Au 及 Pd 中之一或二 I n n I 1 n I» 1 (請先閱讀背面之>i意事項再填寫本頁) 線-Γ 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用_國國家標準(CNS)A4規格(210 X 297公釐) -3 - 4X4898 A8 B8 C8 D8 經濟部智慧財產局員工消費合作社印製 六、申請專利範圍 1 種以上之金屬元素, 第1金屬層係含有上述第2金屬成份以外之金屬,或 該金屬與上述第2金屬成份之合金。 1 7 .如申請專利範圍第1 0項之電子元件,其中 上述第2金屬層相對於全金屬量,係含有0〜2 0重 量%之玻璃釉。 > 18.如申請專利範圍第10項之電子元件,其中 上述玻璃釉之軟化點爲3 5 0 °C以上,5 0 0 °C以下 〇 1 9 .如申請專利範圍第1 0項之電子元件,其中 上述玻璃釉之軟化點爲3 0 0 °C以上,3 5 0 °C以下 ,或5 0 0 °C以上,1 0 0 0 °C以下。 2 〇 .如申請專利範圔第1 〇項之電子元件,其中 上述第1金屬層係含有Fe ,Co ’ Cu及Ni中之 1種或2種以上。/ 2 1 .如申請專利範圍第1 0項之電子元件,其中 上述氧化物中間層,其氧ft物係含有F e 〇,α — F e2〇3,a — Fe2〇3,Fe3〇4’ CoO, C03O4 ,Cu2〇,Cii3〇4 ,CuO ,N i 0 中之— 種或二種以上。 2 2 ·如申請專利範圍第1 〇項之電子元件,其中 上述第1金屬層與第2金屬層係藉由上述氧化物中間 層作電導通, 上述氧化物中間層係作爲電阻體之功能。/ <請先閱讀背面之注意事项再^本·1) 本 π ' =°· ,線. 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) -4 - A8 B3 C8 D8 經濟部智慧財產局員工消費合作社印製j 414896 六、申請專利範圍 2 3 ♦如申請專利範圍第2 2項之電子元件,其中 由上述第1金屬層起至第2金屬層之範圍所形成電阻 體部分之溫度係數爲零或正。, 2 4 .如申請專利範圍第2 2項之電子元件,其中 介電體層與內部電極交互積層, 形成於該積層體端部之端子電極,與上述內電極係 電連接成電容器,/ 上述端子電極之至少一方係由內部電極側起依序具有 上述第1金屬層,氧化物中間層,及第2金屬層。 .2 5 .如申請專利範圍第2 2項之電子元件,其中 等效電路具有CR或('L.C ) R串聯電路-2 6 .如申請專利範圍第2 4項之電子元件,其中 上述內部電極層含有N i。 2 7 .如申請專利範圍第2 4項之電子元件,其中 在上述端子電極之外側具電鍍層。 2 8 . —種電子元件之製造方法, 使用至少於展色料中分散.有金屬粒子之第1金屬層用 糊及第2金屬層用糊, 第2金屬層用糊含有之金屬之氧化還元平衡曲線,係 較第1金屬層用糊含有之金屬之氧化還元平衡曲線位於更 上位者, 將該第1金屬層用糊塗布於基材上乾燥之, 第1金屬層用糊含有之金屬於未被氧化之中性乃至還 元性環境中燒結作爲第1金屬層前驅體,广 本紙張尺度適用中國國家標準(CNS>A4規格(210 X 297公釐) · 5 -12. The above-mentioned oxide intermediate layer, as in the electronic component v of the 10th patent application range, forms a conductive path in which a part of the dispersed second metal particles is in a fused state. / .- 1. If the electronic component of the patent application scope item 10, the content of the second metal particles dispersed in the above oxide intermediate layer is confirmed by observing the section of the oxide intermediate layer formed The ratio of the area occupied by the second metal particle to the oxide to the entire area of the oxide intermediate layer is expressed as the total area of the dispersed particles / the total area of the oxide intermediate layer X 100, which is 20 to 99%. . ? 14. The electronic component according to item 10 of the patent application range, wherein the second metal layer contained in the second metal layer has an average particle diameter of 0.01 to 10 // m. 15. The electronic component according to item 10 of the scope of patent application, wherein the first metal particle contained in the first metal layer has an average particle diameter of 0.1 to 5 μm, and the first metal particle contained in the second metal layer contains The second metal particles have an average particle diameter of 0.05 to 5 // m. / 16. According to the electronic component of the 10th scope of the patent application, wherein the second metal particles contained in the second metal layer mentioned above include Ag ′ Pt, Pd, Rh, Ru, Ir, Au and Pd. One or two I nn I 1 n I »1 (Please read the > i notice on the back before filling in this page) Line -Γ Printed on paper scales applicable to employees' cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs _ National Standards (CNS ) A4 specification (210 X 297 mm) -3-4X4898 A8 B8 C8 D8 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs. 6. Patent application scope for more than one metal element. The first metal layer contains the above-mentioned second metal. A metal other than the composition, or an alloy of the metal and the above-mentioned second metal composition. 17. The electronic component according to item 10 of the scope of patent application, wherein the second metal layer is a glass glaze containing 0 to 20% by weight relative to the total metal content. > 18. The electronic component according to item 10 of the scope of patent application, wherein the softening point of the above-mentioned glass glaze is above 350 ° C and less than 500 ° C. 109. The electronic device of scope 10 of the patent application scope Components, where the softening point of the above-mentioned glass glaze is above 300 ° C, below 350 ° C, or above 50 ° C, below 100 ° C. 20. The electronic component according to item 10 of the patent application, wherein the first metal layer contains one or more of Fe, Co 'Cu and Ni. / 2 1. The electronic component according to item 10 of the patent application range, wherein the oxygen intermediate layer of the above oxide intermediate layer contains F e 〇, α-F e2〇3, a-Fe2〇3, Fe3〇4 ' CoO, C03O4, Cu20, Cii304, CuO, Ni0-one or two or more. 2 2 · The electronic component according to item 10 of the patent application range, wherein the first metal layer and the second metal layer are electrically connected through the oxide intermediate layer, and the oxide intermediate layer functions as a resistor. / < Please read the precautions on the back before ^ 1 · 1) This π '= ° ·, line. This paper size applies to China National Standard (CNS) A4 (210 X 297 mm) -4-A8 B3 C8 D8 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs j 414896 VI. Patent application scope 2 3 ♦ If you apply for an electronic component with the scope of item 22 of the patent, which is formed from the first metal layer to the second metal layer The temperature coefficient of the resistor body is zero or positive. 24. For the electronic component according to item 22 of the scope of patent application, wherein the dielectric layer and the internal electrode are alternately laminated, and the terminal electrode formed at the end of the laminated body is electrically connected to the internal electrode system to form a capacitor, / the terminal At least one of the electrodes has the first metal layer, the oxide intermediate layer, and the second metal layer in this order from the internal electrode side. .2 5. If the electronic component of the scope of the patent application item 22, where the equivalent circuit has a CR or ('LC) R series circuit-2 6. If the electronic component of the scope of the patent application item 24, where the above internal electrode The layer contains Ni. 27. The electronic component according to item 24 of the patent application scope, wherein a plating layer is provided on the outer side of the terminal electrode. 2 8. A method for manufacturing an electronic component using at least dispersion in a coloring material. The first metal layer paste and the second metal layer paste with metal particles, and the oxidation and reduction of the metal contained in the second metal layer paste. The balance curve is higher than the oxidation-reduction balance curve of the metal contained in the first metal layer paste. The first metal layer paste is coated on a substrate and dried, and the metal contained in the first metal layer paste is As the first metal layer precursor, sintered in non-oxidized neutral or even reduced environment, the paper size of this paper applies the Chinese national standard (CNS > A4 specification (210 X 297 mm) · 5- 414896 D8 六、申請專利範圍 於第1金屬層前驅體上塗佈第2金屬層用糊並乾燥之 f 上述第1金屬層前驅體含有之金屬於氧化之氧分壓條 件下,且第2金屬層用糊含有之金屬於未氧化之氧分壓條 件下燒結俾於第1金屬層前驅體之與第2金屬層用糊間之 界面形成氧化物中間層之同時, 獲第1金屬層及第2金屬層 29.如申請專利範圍第28項之電子元件之製造方 法,其中 將上述第1金屬層用糊塗布,乾燥,燒結以之作爲層 金屬層,/ 再於其上以電鍍法形成金屬薄膜以之作爲第1金屬層 再於其上塗布第2金屬層用糊/ 3 0 . —種電子元件之製造方法, 使用至少於展色料中分、散有在氧化性環境中藉由燒結 成爲氧化物之第1金屬粒子的第1金屬層用糊,及至少於 展色料中分散有在氧化性環境中由燒結亦未被氧化之第2 金屬粒子的第2金屬層用糊;/ 將該第1金屬層用糊塗布於基材上乾燥之, 第1金屬層用糊含有之金屬於未被氧化之中性乃至還 元性環境中燒結作爲第1金屬層前驅體, 於第1金屬層前驅體上塗佈第2金屬層甩糊並乾燥之 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) .R- (請先閱讀背面之注意事項再本頁) 訂· 經濟部智慧財產局員工消費合作社印製一 A8 B8 C8 D8 414898 六、申請專利範圍 於氧化性環境中藉燒結使第1金屬層前驅體之與第2 金屬層用糊之界面氧化以形成氧化物中間層,而且使於該 氧化物中間層中分散有第2金屬層含有之第金屬粒子之 狀態下’以得第1金屬層,氧化物中間層,及第2金屬層 。, 3 1 .如申請專利範圍第3 0項之電子元件製造方 法,其中 將上述第1金屬層用糊塗布,乾燥.,燒結以之作爲底 層金屬層, 再於其上以電鍍法形成金屬薄膜以之作爲第1金屬層 Ϊ 再於其上塗布第2金屬層用糊。/ 3 2 .如申請專利範圍第3 0或3 1項之電子元件之 製造方法,其中 使上述第2金屬層用糊含有之第2金屬粒子之平均粒 子徑於0.01〜20#m範圍變化, 調整上述氧化物中間層之雩阻値。/ 3 3 .如申請專利範圍第3 0項之電子元件之製造方 法,其中 上述第2金屬層糊,相對於全金屬量係含有〇〜2 0 重量%之玻璃釉,· 且藉調整該玻璃釉之軟化點來調整上述氧化物中間層 之電阻値。, 3 4 .如申請專利範圍第3 0項之電子元件之製造方 本紙張尺度適用中國國家標準(CNS)A4規格(210X 297公釐〉~ 7 - '""" (請先閲讀背面之注意事項再1^|本頁) 訂- -線· 經濟部智慧財產局員工消費合作社印製 ^Bcs 414898 六、申請專利範圍 法’其中 上述第1金屬層含有之第1金屬粒子之平均粒子徑設 定爲0 . 1〜5 上述第2金屬層含有之第2金屬粒 子之平均粒子徑設定爲0 . 0 5〜5 //m,第2金屬層起 至第1金屬層之範圍內,使箄2金屬層含有之第2金屬粒 子分散,以形成該第2金屬粒子之路徑。 身 35.如申請專利範圍第30項之電子元件之製造方 法,其中 ' - 使介電體層,內部電極層交互積層以形成生晶片, 對該生晶片進行燒結以形成晶片體, 於該晶片體塗布第1金屬層用糊,於中性或還元件環 境中燒結以形成第1金屬層及氧化物中間層之前驅體, 再於其上塗布第2金屬層用糊, 將其置於氧化性環境中燒結,使上述第1金屬層及氧 化物中間層.之前驅體之與第2金屬層間之界面附近氧化以 形成端子電極/ , 經濟部智慧財產局員工消費合作社印製一 3 6 .如申請專利範圍第,3 0項之電子元件之製造方 法,其中 使介電體層,內部電極層交互積層以形成生晶片, 對該生晶片進行燒結以形成晶片體, 於該晶片塗布第1金屬層用糊, 再於其上塗布第2金屬層用糊, 於中性或還元性環境中燒結, 冷卻過程中,將其置於氧化性環境下,使上述第1金 -8 - 本紙張尺度適用中國國家標準(CNS)A4規格(210 χ 297公釐) ASBSC8DS 經濟部智慧財產局員工消費合作杜印製j 414898 六、申請專利範圍 屬層用糊燒結體之與第2金屬層間之界面附近氧化以形成 端子電極層。/ 3 7 ·如申請專利範圍第3 0項之電子元件之製造方 法,其中 使介電體層,內部電極層交互積層以形成生晶片, 於該生晶片塗布第1電極層用糊, 再於其上塗布第2金屬層用糊, 於還元性環境中燒結,再於冷卻過程中將其置於氧化 性環境下,使上述第1金屬層用糊燒結體之與第2金屬層 間之界面附近氧化以形成端子電極。 3 8 .如申請專利範圍第3 0項之電子元件之製造方 法,其中 上述第1金屬層含有C u及/或N i ,第2金屬層含 有Ag,Pd,P t ,Rh,I r或Ru中之一種或二種 以上。广414896 D8 VI. Application scope of patent The first metal layer precursor is coated with the second metal layer paste and dried f. The metal contained in the first metal layer precursor is oxidized under the oxygen partial pressure condition, and the second metal The metal contained in the layer paste is sintered under the condition of non-oxidized oxygen partial pressure, and an oxide intermediate layer is formed at the interface between the first metal layer precursor and the second metal layer paste, and the first metal layer and the first metal layer are obtained. 2 Metal layer 29. The method for manufacturing an electronic component according to item 28 of the patent application, wherein the first metal layer is coated with a paste, dried, and sintered to form a metal layer, and a metal is formed thereon by electroplating. The film is used as a first metal layer, and then a second metal layer paste is applied thereon. A method for manufacturing an electronic component uses at least a coloring material and is dispersed in an oxidizing environment by sintering. The paste for the first metal layer that becomes the first metal particle of the oxide, and the paste for the second metal layer that has at least dispersed in the color developing material the second metal particles that were sintered and not oxidized in an oxidizing environment; Paste the first metal layer After drying on the substrate, the metal contained in the paste for the first metal layer is sintered in a neutral or even non-oxidized environment as a first metal layer precursor, and a second metal is coated on the first metal layer precursor. The paper size of the layer is shredded and dried, and the size of the paper is applicable to the Chinese National Standard (CNS) A4 (210 X 297 mm). R- (Please read the precautions on the back before this page) Printed A8 B8 C8 D8 414898 VI. Application for patent scope In the oxidizing environment, the interface between the first metal layer precursor and the second metal layer is oxidized by sintering to form an oxide intermediate layer, and the oxidation The first metal layer, the oxide intermediate layer, and the second metal layer are obtained in a state where second metal particles contained in the second metal layer are dispersed in the intermediate layer. 3 1. The method for manufacturing an electronic component according to item 30 of the scope of patent application, wherein the first metal layer is coated with a paste, dried, and sintered as the underlying metal layer, and a metal film is formed thereon by electroplating. This was used as the first metal layer Ϊ and a second metal layer paste was applied thereon. / 3 2. If the method for manufacturing an electronic component according to item 30 or 31 of the scope of patent application, wherein the average particle diameter of the second metal particles contained in the second metal layer paste is changed in the range of 0.01 to 20 # m, Adjust the resistance of the oxide intermediate layer. / 3 3. According to the method for manufacturing an electronic component of the 30th scope of the patent application, wherein the second metal layer paste contains a glass glaze of 0 to 20% by weight relative to the total metal amount, and the glass is adjusted by The softening point of the glaze is used to adjust the resistance of the oxide intermediate layer. , 3 4. If the manufacturer of the electronic component in the scope of patent application No. 30, the paper size of this paper applies the Chinese National Standard (CNS) A4 specification (210X 297 mm) ~ 7-'" " " (Please read first Note on the back again 1 ^ | This page) Order--Line · Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs ^ Bcs 414898 VI. Patent Application Scope Law 'The average of the first metal particles contained in the first metal layer mentioned above The particle diameter is set to 0.1 to 5 and the average particle diameter of the second metal particles contained in the second metal layer is set to 0.5 to 5 // m. The second metal layer ranges from the first metal layer to the first metal layer. Disperse the second metal particles contained in the 箄 2 metal layer to form the path of the second metal particles. 35. The method for manufacturing an electronic component, such as the item 30 of the patent application scope, wherein '-makes the dielectric layer and the internal electrode The layers are alternately laminated to form a green wafer, the green wafer is sintered to form a wafer body, the wafer body is coated with a paste for a first metal layer, and sintered in a neutral or element environment to form a first metal layer and an oxide intermediate Layer precursor A second metal layer paste is applied thereon, and it is sintered in an oxidizing environment to oxidize the vicinity of the interface between the precursor and the second metal layer to form a terminal electrode / Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 36. For example, a method for manufacturing an electronic component with the scope of patent application No. 30, in which a dielectric layer and an internal electrode layer are alternately laminated to form a green wafer. The wafer is sintered to form a wafer body. The wafer is coated with a paste for a first metal layer, and then a paste for a second metal layer is coated thereon. The wafer is sintered in a neutral or reduced environment. During the cooling process, the wafer is oxidized. Under the environmental environment, make the above 1st gold -8-this paper size applies the Chinese National Standard (CNS) A4 specification (210 χ 297 mm) ASBSC8DS Employee Consumption Cooperation of Intellectual Property Bureau of the Ministry of Economic Affairs print 414898 6. Scope of patent application The vicinity of the interface between the sintered body for the metal layer paste and the second metal layer is oxidized to form a terminal electrode layer. / 37 • If a method for manufacturing an electronic component is claimed in item 30 of the scope of patent application, The dielectric layer and the internal electrode layer are alternately laminated to form a green wafer. The green wafer is coated with a paste for a first electrode layer, and then a paste for a second metal layer is coated thereon, sintered in a reducing environment, and then cooled. In the process, it is placed under an oxidizing environment, and the vicinity of the interface between the sintered body of the first metal layer and the second metal layer is oxidized to form a terminal electrode. 38. An electronic component such as the 30th in the scope of patent application The manufacturing method, wherein the first metal layer contains Cu and / or Ni, and the second metal layer contains one or two or more of Ag, Pd, Pt, Rh, Ir or Ru. wide 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) -9 -This paper size applies to China National Standard (CNS) A4 (210 X 297 mm) -9-
TW087116661A 1997-10-06 1998-10-06 Electronic device and its production TW414898B (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP28911097A JP3831497B2 (en) 1997-10-06 1997-10-06 CR composite electronic component and manufacturing method thereof
JP31146097 1997-10-27
JP36177597 1997-12-10
JP10216898 1998-03-30

Publications (1)

Publication Number Publication Date
TW414898B true TW414898B (en) 2000-12-11

Family

ID=27468986

Family Applications (1)

Application Number Title Priority Date Filing Date
TW087116661A TW414898B (en) 1997-10-06 1998-10-06 Electronic device and its production

Country Status (7)

Country Link
US (1) US6124769A (en)
EP (1) EP0964415B1 (en)
KR (1) KR100345031B1 (en)
CN (1) CN100380541C (en)
DE (1) DE69840976D1 (en)
TW (1) TW414898B (en)
WO (1) WO1999018588A1 (en)

Families Citing this family (85)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19935677B4 (en) * 1999-07-29 2005-07-07 Robert Bosch Gmbh Paste for the screen printing of electrical structures on carrier substrates
JP2001185437A (en) * 1999-12-24 2001-07-06 Taiyo Yuden Co Ltd Laminated ceramic capacitor
JP2001307947A (en) * 2000-04-25 2001-11-02 Tdk Corp Laminated chip component and its manufacturing method
US6193134B1 (en) * 2000-06-26 2001-02-27 Advanced Micro Devices, Inc. Determination of quality of bonding between a conductive ball and a conductive pad within an IC package
US6461931B1 (en) * 2000-08-29 2002-10-08 Micron Technology, Inc. Thin dielectric films for DRAM storage capacitors
US7378719B2 (en) * 2000-12-20 2008-05-27 Micron Technology, Inc. Low leakage MIM capacitor
US7038572B2 (en) * 2001-03-19 2006-05-02 Vishay Dale Electronics, Inc. Power chip resistor
JP3882718B2 (en) * 2002-08-29 2007-02-21 株式会社村田製作所 Manufacturing method of thin film laminated electronic component
JP4047760B2 (en) * 2003-04-28 2008-02-13 ローム株式会社 Chip resistor and manufacturing method thereof
US6972473B2 (en) * 2003-08-12 2005-12-06 Tessera, Inc. Structure and method of making an enhanced surface area capacitor
DE102004036431B4 (en) 2004-07-27 2019-01-03 Robert Bosch Gmbh Electric ceramic capacitor
US20060034029A1 (en) * 2004-08-13 2006-02-16 Cyntec Company Current detector with improved resistance adjustable range and heat dissipation
WO2006022060A1 (en) * 2004-08-27 2006-03-02 Murata Manufacturing Co., Ltd. Multilayer ceramic capacitor and method for adjusting equivalent series resistance thereof
JP3861927B1 (en) 2005-07-07 2006-12-27 株式会社村田製作所 Electronic component, electronic component mounting structure, and electronic component manufacturing method
KR100649092B1 (en) * 2005-11-02 2006-11-27 한국과학기술연구원 Metal oxide supercapacitor having metal oxide electrode coated onto the titanium dioxide ultrafine and its fabrication method
US11881814B2 (en) 2005-12-05 2024-01-23 Solaredge Technologies Ltd. Testing of a photovoltaic panel
US10693415B2 (en) 2007-12-05 2020-06-23 Solaredge Technologies Ltd. Testing of a photovoltaic panel
TWI430293B (en) * 2006-08-10 2014-03-11 Kamaya Electric Co Ltd Production method of corner plate type chip resistor and corner plate type chip resistor
US8947194B2 (en) 2009-05-26 2015-02-03 Solaredge Technologies Ltd. Theft detection and prevention in a power generation system
US8319471B2 (en) 2006-12-06 2012-11-27 Solaredge, Ltd. Battery power delivery module
US8013472B2 (en) 2006-12-06 2011-09-06 Solaredge, Ltd. Method for distributed power harvesting using DC power sources
US11309832B2 (en) 2006-12-06 2022-04-19 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US8384243B2 (en) 2007-12-04 2013-02-26 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US9088178B2 (en) 2006-12-06 2015-07-21 Solaredge Technologies Ltd Distributed power harvesting systems using DC power sources
US8816535B2 (en) 2007-10-10 2014-08-26 Solaredge Technologies, Ltd. System and method for protection during inverter shutdown in distributed power installations
US8319483B2 (en) 2007-08-06 2012-11-27 Solaredge Technologies Ltd. Digital average input current control in power converter
US8963369B2 (en) 2007-12-04 2015-02-24 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US11855231B2 (en) 2006-12-06 2023-12-26 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US8473250B2 (en) 2006-12-06 2013-06-25 Solaredge, Ltd. Monitoring of distributed power harvesting systems using DC power sources
US11569659B2 (en) 2006-12-06 2023-01-31 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US11728768B2 (en) 2006-12-06 2023-08-15 Solaredge Technologies Ltd. Pairing of components in a direct current distributed power generation system
US11888387B2 (en) 2006-12-06 2024-01-30 Solaredge Technologies Ltd. Safety mechanisms, wake up and shutdown methods in distributed power installations
US11687112B2 (en) 2006-12-06 2023-06-27 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US11735910B2 (en) 2006-12-06 2023-08-22 Solaredge Technologies Ltd. Distributed power system using direct current power sources
JP4952723B2 (en) * 2007-02-14 2012-06-13 株式会社村田製作所 Multilayer ceramic capacitor and manufacturing method thereof
JP4861946B2 (en) * 2007-09-26 2012-01-25 株式会社ノリタケカンパニーリミテド Manufacturing method of film conductor by high-speed firing
EP2212983B1 (en) 2007-10-15 2021-04-07 Ampt, Llc Systems for highly efficient solar power
WO2009055474A1 (en) 2007-10-23 2009-04-30 And, Llc High reliability power systems and solar power converters
US11264947B2 (en) 2007-12-05 2022-03-01 Solaredge Technologies Ltd. Testing of a photovoltaic panel
WO2009072076A2 (en) 2007-12-05 2009-06-11 Solaredge Technologies Ltd. Current sensing on a mosfet
CN101933209B (en) 2007-12-05 2015-10-21 太阳能安吉有限公司 Release mechanism in distributed electrical power apparatus, to wake up and method for closing
WO2009136358A1 (en) 2008-05-05 2009-11-12 Solaredge Technologies Ltd. Direct current power combiner
WO2010042124A1 (en) * 2008-10-10 2010-04-15 Ampt, Llc Novel solar power circuits and powering methods
SG175717A1 (en) 2009-04-17 2011-12-29 Ampt Llc Methods and apparatus for adaptive operation of solar power systems
CN101618962B (en) * 2009-07-28 2012-05-23 四川西汉电子科技有限责任公司 Thermal sensing material with low temperature coefficient and high resistivity and preparation method thereof
US9466737B2 (en) 2009-10-19 2016-10-11 Ampt, Llc Solar panel string converter topology
GB2485527B (en) 2010-11-09 2012-12-19 Solaredge Technologies Ltd Arc detection and prevention in a power generation system
US10673229B2 (en) 2010-11-09 2020-06-02 Solaredge Technologies Ltd. Arc detection and prevention in a power generation system
US10230310B2 (en) 2016-04-05 2019-03-12 Solaredge Technologies Ltd Safety switch for photovoltaic systems
US10673222B2 (en) 2010-11-09 2020-06-02 Solaredge Technologies Ltd. Arc detection and prevention in a power generation system
GB2483317B (en) 2011-01-12 2012-08-22 Solaredge Technologies Ltd Serially connected inverters
US8570005B2 (en) 2011-09-12 2013-10-29 Solaredge Technologies Ltd. Direct current link circuit
TWI523050B (en) * 2011-11-18 2016-02-21 Prosperity Dielectrics Co Ltd Multi - layer co - fired laminated stacked chip resistors and manufacturing method thereof
KR101558025B1 (en) * 2011-11-30 2015-10-07 삼성전기주식회사 Laminated ceramic electronic parts and fabrication method thereof
GB2498365A (en) 2012-01-11 2013-07-17 Solaredge Technologies Ltd Photovoltaic module
GB2498790A (en) 2012-01-30 2013-07-31 Solaredge Technologies Ltd Maximising power in a photovoltaic distributed power system
GB2498791A (en) 2012-01-30 2013-07-31 Solaredge Technologies Ltd Photovoltaic panel circuitry
US9853565B2 (en) 2012-01-30 2017-12-26 Solaredge Technologies Ltd. Maximized power in a photovoltaic distributed power system
GB2499991A (en) 2012-03-05 2013-09-11 Solaredge Technologies Ltd DC link circuit for photovoltaic array
JP6076331B2 (en) * 2012-03-19 2017-02-08 株式会社村田製作所 Ceramic electronic components
KR20130111000A (en) * 2012-03-30 2013-10-10 삼성전기주식회사 Laminated ceramic electronic parts and fabricating method thereof
AT512041B1 (en) * 2012-05-04 2013-05-15 Mikroelektronik Ges Mit Beschraenkter Haftung Ab Method for producing a metallized substrate
JP5910533B2 (en) 2012-05-08 2016-04-27 株式会社村田製作所 Electronic component, electronic component-embedded substrate, and electronic component manufacturing method
KR20140014773A (en) * 2012-07-26 2014-02-06 삼성전기주식회사 Multi-layered ceramic electronic parts and method of manufacturing the same
CN104395972B (en) * 2012-08-10 2017-06-23 株式会社村田制作所 magnetic composition and coil component
US9548619B2 (en) 2013-03-14 2017-01-17 Solaredge Technologies Ltd. Method and apparatus for storing and depleting energy
US9397497B2 (en) 2013-03-15 2016-07-19 Ampt, Llc High efficiency interleaved solar power supply system
GB2520676A (en) * 2013-09-27 2015-06-03 Continental Automotive Systems Sensor package with wire bondable chip capacitors
JP2015026838A (en) * 2013-10-22 2015-02-05 株式会社村田製作所 Capacitor
KR101808794B1 (en) * 2015-05-07 2018-01-18 주식회사 모다이노칩 Laminated device
CN104851590A (en) * 2015-05-19 2015-08-19 北京元六鸿远电子技术有限公司 Capacitor with multiple types of capacitance
JP6724321B2 (en) * 2015-09-15 2020-07-15 Tdk株式会社 Laminated electronic components
JP6547569B2 (en) * 2015-10-08 2019-07-24 Tdk株式会社 Electronic parts
US11018623B2 (en) 2016-04-05 2021-05-25 Solaredge Technologies Ltd. Safety switch for photovoltaic systems
US11177663B2 (en) 2016-04-05 2021-11-16 Solaredge Technologies Ltd. Chain of power devices
KR102059441B1 (en) 2017-01-02 2019-12-27 삼성전기주식회사 Capacitor Component
JP7089402B2 (en) * 2018-05-18 2022-06-22 太陽誘電株式会社 Multilayer ceramic capacitors and their manufacturing methods
CN109346322A (en) * 2018-10-17 2019-02-15 成都宏明电子科大新材料有限公司 A kind of pulse power ceramic capacitor, termination electrode and preparation method
CN109841405B (en) * 2019-04-18 2021-02-19 北京元六鸿远电子科技股份有限公司 Silver-terminated electrode slurry for low-temperature sintered MLCC
US11222878B2 (en) 2019-04-30 2022-01-11 Ab Mikroelektronik Gesellschaft Mit Beschraenkter Haftung Electronic power module
KR102333094B1 (en) 2019-07-08 2021-12-01 삼성전기주식회사 Capacitor component
JP7188356B2 (en) * 2019-10-25 2022-12-13 株式会社村田製作所 Ceramic electronic component and method for manufacturing ceramic electronic component
CN111137954B (en) * 2019-11-22 2021-08-03 清华大学 Photoelectric cathode, preparation method thereof and method for removing chloroacetic acid contained in water
JP2022014535A (en) * 2020-07-07 2022-01-20 株式会社村田製作所 Electronic component
JP2022156320A (en) * 2021-03-31 2022-10-14 Tdk株式会社 Multilayer electronic component

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3353124A (en) * 1963-04-18 1967-11-14 Globe Union Inc Nickel oxide capacitors
JPH01316923A (en) * 1988-06-16 1989-12-21 Matsushita Electric Ind Co Ltd Electrode for ceramic electronic component and manufacture thereof
JPH04154104A (en) * 1990-10-18 1992-05-27 Hitachi Aic Inc Laminated ceramic capacitor
JP2943380B2 (en) * 1991-04-17 1999-08-30 松下電器産業株式会社 Multilayer ceramic capacitor and manufacturing method thereof
JP2578264B2 (en) * 1991-05-15 1997-02-05 太陽誘電株式会社 Adjustment method of equivalent series resistance of ceramic capacitor
JPH0513266A (en) * 1991-06-28 1993-01-22 Murata Mfg Co Ltd External electrode structure of laminated electronic component
JPH05283283A (en) * 1992-03-31 1993-10-29 Mitsubishi Materials Corp Chip-shaped cr composite element and its manufacture
JPH10312934A (en) * 1997-05-13 1998-11-24 Tdk Corp Cr composite electronic component and its manufacture

Also Published As

Publication number Publication date
CN100380541C (en) 2008-04-09
KR100345031B1 (en) 2002-07-24
EP0964415B1 (en) 2009-07-15
WO1999018588A1 (en) 1999-04-15
EP0964415A4 (en) 2005-12-28
EP0964415A1 (en) 1999-12-15
CN1241284A (en) 2000-01-12
DE69840976D1 (en) 2009-08-27
US6124769A (en) 2000-09-26
KR20000069266A (en) 2000-11-25

Similar Documents

Publication Publication Date Title
TW414898B (en) Electronic device and its production
CA2208698C (en) Dielectric ceramic composition and monolithic ceramic capacitor using same
JP5230429B2 (en) COG dielectric composition used for copper electrodes
CN108257779A (en) Monolithic ceramic electronic component
JP6076331B2 (en) Ceramic electronic components
KR100464219B1 (en) Method for manufacturing laminated ceramic electronic component, and laminated ceramic electronic component
CN110310826A (en) Monolithic ceramic electronic component
US6984543B2 (en) Method of producing laminated PTC thermistor
JP2001230146A (en) Laminated ceramic capacitor and method of manufacturing it
JP2008078516A (en) Laminated ceramic capacitor, and its manufacturing method
CN100371295C (en) Dielectric ceramic composition and electronic component
JP4501143B2 (en) Electronic device and manufacturing method thereof
JP2004128328A (en) Electronic component and its manufacturing method
CN110310830A (en) Monolithic ceramic electronic component
CN107710361A (en) Bismuth-sodium titanate strontium based dielectric composition and its dielectric element, electronic unit and laminated electronic component
JP3831497B2 (en) CR composite electronic component and manufacturing method thereof
JPS6224388B2 (en)
JP4496639B2 (en) Electronic component and manufacturing method thereof
JP3831537B2 (en) Electronic device and manufacturing method thereof
CN100403467C (en) Multi-layer ceramic capacitor, and its preparing method and dielectric ceramic material used therefor
JP5151039B2 (en) Dielectric ceramic, manufacturing method thereof, and multilayer ceramic capacitor
JPH11126731A (en) R-c composite electronic component and manufacture thereof
JP4114434B2 (en) Dielectric ceramic and multilayer ceramic capacitor using the same
JP4506090B2 (en) Dielectric ceramic and multilayer ceramic capacitors
JP2001131655A (en) Copper alloy powder for conductive paste

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees