TW275677B - Peripheral access architecture in computer system - Google Patents

Peripheral access architecture in computer system

Info

Publication number
TW275677B
TW275677B TW84106165A TW84106165A TW275677B TW 275677 B TW275677 B TW 275677B TW 84106165 A TW84106165 A TW 84106165A TW 84106165 A TW84106165 A TW 84106165A TW 275677 B TW275677 B TW 275677B
Authority
TW
Taiwan
Prior art keywords
computer system
transfer
peripheral access
access architecture
host
Prior art date
Application number
TW84106165A
Other languages
Chinese (zh)
Inventor
Shyh-Jye Wang
Woei-Wenn Jang
Ren-Dar Shyu
Original Assignee
Ind Tech Res Inst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ind Tech Res Inst filed Critical Ind Tech Res Inst
Priority to TW84106165A priority Critical patent/TW275677B/en
Application granted granted Critical
Publication of TW275677B publication Critical patent/TW275677B/en

Links

Landscapes

  • Bus Control (AREA)

Abstract

A peripheral access architecture without block in computer system, in which the above computer system consists of one host, one memory, one I/O device, one I/O extension bus, one I/O transfer interconnection, one transfer procedure, comprises the steps of: through the above I/O extension bus executing one transfer operation between the above I/O device and the above memory; through the above interconnection transfer executing one transfer operation between the above host and the above I/O device.
TW84106165A 1995-06-16 1995-06-16 Peripheral access architecture in computer system TW275677B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW84106165A TW275677B (en) 1995-06-16 1995-06-16 Peripheral access architecture in computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW84106165A TW275677B (en) 1995-06-16 1995-06-16 Peripheral access architecture in computer system

Publications (1)

Publication Number Publication Date
TW275677B true TW275677B (en) 1996-05-11

Family

ID=51397306

Family Applications (1)

Application Number Title Priority Date Filing Date
TW84106165A TW275677B (en) 1995-06-16 1995-06-16 Peripheral access architecture in computer system

Country Status (1)

Country Link
TW (1) TW275677B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI713846B (en) * 2017-05-30 2020-12-21 迪密楚 立拉司 Domain module computation unit, system containing a model of an enterprise, single board computational unit, grid of computational units, method to provide propagation traceability, and non-transitory computer program product
TWI780521B (en) * 2020-11-24 2022-10-11 大陸商合肥沛睿微電子股份有限公司 Electronic device and multiplexing method of spatial

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI713846B (en) * 2017-05-30 2020-12-21 迪密楚 立拉司 Domain module computation unit, system containing a model of an enterprise, single board computational unit, grid of computational units, method to provide propagation traceability, and non-transitory computer program product
US11294641B2 (en) 2017-05-30 2022-04-05 Dimitris Lyras Microprocessor including a model of an enterprise
TWI780521B (en) * 2020-11-24 2022-10-11 大陸商合肥沛睿微電子股份有限公司 Electronic device and multiplexing method of spatial

Similar Documents

Publication Publication Date Title
TW325536B (en) Method and apparatus for accessing a register in a data processing system
EP0652668A3 (en) System and method for exchanging computer data processing capabilities.
GB2349965A (en) Memory module including a memory module controller
GB2345170A (en) Memory transactions on a low pin count bus
DE69509804D1 (en) DATA PACKAGE TRANSFER IN CODEMULTIPLEX MULTIPLE ACCESS SYSTEMS
TW326533B (en) Flash memory card
SG55356A1 (en) Semiconductor memory apparatus semiconductor apparatus data processing apparatus and computer system
HK1072989A1 (en) Method, processor and system for performing operation of data according to instruction
EP0646877A3 (en) Computer system and method for processing vector data.
CA2130690A1 (en) Card Issue System
EP0629956A3 (en) Bus-to-bus bridge for optimising data transfers between a system bus and a peripheral bus.
DE69628493D1 (en) Cache-coherent computer system that minimizes devaluation and writeback operations
AU5029896A (en) Memory testing in a multiple processor computer system
TW339427B (en) Multibank-multiport memories and systems and methods using the same
AU6837296A (en) Semiconductor non-volatile memory device and computer system using the same
EP0917063A3 (en) Data processing system and microprocessor
HK1044827A1 (en) A computer processor, a method and a system of checking a computer instruction and a corresponding computer system.
EP0388300A3 (en) Controller for direct memory access
EP0649096A3 (en) Shared memory system and arbitration method and system therefor.
AU5121296A (en) Data processing system and method, and computer program arch itecture
CA2239168A1 (en) Method and system for data transfer
HK1045201A1 (en) Power management method for a computer system having a hub interface architecture
TW275677B (en) Peripheral access architecture in computer system
TW228580B (en) Information processing system and method of operation
EP0872800B8 (en) Method and device for exchanging data between two processor units

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees