TW202125247A - Electronic device and test mode enabling method thereof - Google Patents

Electronic device and test mode enabling method thereof Download PDF

Info

Publication number
TW202125247A
TW202125247A TW108148312A TW108148312A TW202125247A TW 202125247 A TW202125247 A TW 202125247A TW 108148312 A TW108148312 A TW 108148312A TW 108148312 A TW108148312 A TW 108148312A TW 202125247 A TW202125247 A TW 202125247A
Authority
TW
Taiwan
Prior art keywords
key
comparison
test
electronic device
circuit
Prior art date
Application number
TW108148312A
Other languages
Chinese (zh)
Other versions
TWI736088B (en
Inventor
劉則言
袁國元
張佑任
Original Assignee
新唐科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 新唐科技股份有限公司 filed Critical 新唐科技股份有限公司
Priority to TW108148312A priority Critical patent/TWI736088B/en
Priority to CN202011592262.3A priority patent/CN113127275A/en
Publication of TW202125247A publication Critical patent/TW202125247A/en
Application granted granted Critical
Publication of TWI736088B publication Critical patent/TWI736088B/en

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2221Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test input/output devices or peripheral units
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2273Test methods
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023Free address space management
    • G06F12/0238Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Read Only Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

An electronic device and a method for enabling a test mode thereof are provided. The electronic device includes a plurality of peripheral components, a flash memory, a key comparison circuit and a test mode circuit. The flash memory provides a matching key. The key comparison circuit is used to compare the comparison key and an entry key and provide a test entry signal in response to the comparison result. The test mode circuit tests the peripheral components in responds to the test entry signal.

Description

電子裝置及其測試模式啟用方法Electronic device and its test mode activation method

本發明是有關於一種電子裝置,且特別是有關於一種電子裝置及其測試模式啟用方法。The present invention relates to an electronic device, and more particularly to an electronic device and a method for enabling a test mode thereof.

近年來,電子裝置的測試模式是由輸入輸出介面(例如通用型之輸入輸出(GPIO))輸入特定的資料且判斷所輸入的資料是否為進入金鑰(Entry Key)來判斷是否進入測試模式。然而,為了避免客戶使用輸入輸出介面時誤入測試模式進而影響晶片的行為,進入金鑰會被設計成複雜度高、位元數多且不容易隨機進入的形式。但是,這樣的操作模式同時提升了量測人員進入測試模式的困難度。此外,操作人員進入測試模式後必須將重置接腳的電壓狀態維持在重置狀態下,才能使處理器(例如中央處理單元(CPU))不參與,進而能夠使用測試模式進行量測。因此,如何使測試模式可以更簡易的進入但不會被使用者誤入則成為設計電子裝置的一個重點。In recent years, the test mode of an electronic device is to input specific data through an input/output interface (such as a general-purpose input/output (GPIO)) and determine whether the input data is an entry key to determine whether to enter the test mode. However, in order to prevent customers from erroneously entering the test mode when using the input and output interfaces and thus affecting the behavior of the chip, the access key is designed to be highly complex, with a large number of bits, and not easy to enter randomly. However, such an operation mode also increases the difficulty for the measurement personnel to enter the test mode. In addition, after the operator enters the test mode, the voltage state of the reset pin must be maintained in the reset state, so that the processor (such as the central processing unit (CPU)) is not involved, and the test mode can be used for measurement. Therefore, how to make the test mode easier to enter without being mistaken by the user has become an important point in the design of electronic devices.

本發明提供一種電子裝置及其測試模式啟用方法,可簡化啟用測試模式的流程且可避免電子裝置的測試模式被使用者所開啟。The present invention provides an electronic device and a test mode activation method thereof, which can simplify the process of activating the test mode and prevent the test mode of the electronic device from being opened by a user.

本發明的電子裝置,包括多個週邊元件、快閃記憶體、金鑰比對電路及測試模式電路。快閃記憶體提供比對金鑰。金鑰比對電路用以比對比對金鑰及進入金鑰,以反應於比對結果提供測試進入信號。測試模式電路反應於測試進入信號測試這些週邊元件。The electronic device of the present invention includes a plurality of peripheral components, flash memory, a key comparison circuit, and a test mode circuit. The flash memory provides the comparison key. The key comparison circuit is used to compare the comparison key and the access key, and provide a test access signal in response to the comparison result. The test mode circuit tests these peripheral components in response to the test input signal.

本發明的電子裝置的測試模式啟用方法,包括下列步驟。自快閃記憶體提供比對金鑰。透過金鑰比對電路比對比對金鑰及進入金鑰。透過金鑰比對電路反應於比對金鑰及進入金鑰的比對結果提供測試進入信號,以透過測試模式電路反應於測試進入信號測試多個週邊元件。The test mode activation method of the electronic device of the present invention includes the following steps. The comparison key is provided from the flash memory. Compare the key and enter the key through the key comparison circuit. The key comparison circuit reacts to the comparison result of the comparison key and the entry key to provide a test entry signal, and the test mode circuit reacts to the test entry signal to test multiple peripheral components.

基於上述,本發明實施例的電子裝置及其測試模式啟用方法,透過比對來自快閃記憶體的比對金鑰及進入金鑰來決定電子裝置是否進入測試模式,並且透過電子裝置的自動決定是否進入測試模式而沒有資料輸入的動作,可簡化啟用測試模式的流程且可避免電子裝置的測試模式被使用者所開啟。Based on the above, the electronic device and the test mode activation method of the embodiment of the present invention determine whether the electronic device enters the test mode by comparing the comparison key from the flash memory and the entry key, and automatically determines whether the electronic device enters the test mode. Whether to enter the test mode without data input can simplify the process of activating the test mode and prevent the test mode of the electronic device from being opened by the user.

為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。In order to make the above-mentioned features and advantages of the present invention more comprehensible, the following specific embodiments are described in detail in conjunction with the accompanying drawings.

圖1為依據本發明一實施例的電子裝置的系統示意圖。請參照圖1,在本實施例中,電子裝置100包括電源電路110、快閃記憶體120、處理器130、金鑰比對電路140、測試模式電路150及多個週邊元件160、170。週邊元件160、170至少包括壓控振盪器、穩壓器或輸出輸入電路等。FIG. 1 is a schematic diagram of a system of an electronic device according to an embodiment of the invention. Please refer to FIG. 1, in this embodiment, the electronic device 100 includes a power circuit 110, a flash memory 120, a processor 130, a key comparison circuit 140, a test mode circuit 150 and a plurality of peripheral components 160 and 170. The peripheral components 160 and 170 at least include voltage controlled oscillators, voltage regulators, or output and input circuits.

電源電路110耦接至快閃記憶體120、處理器130及金鑰比對電路140。快閃記憶體120耦接至處理器130、金鑰比對電路140、測試模式電路150及多個週邊元件160、170。並且,金鑰比對電路140耦接至測試模式電路150。The power circuit 110 is coupled to the flash memory 120, the processor 130, and the key comparison circuit 140. The flash memory 120 is coupled to the processor 130, the key comparison circuit 140, the test mode circuit 150, and a plurality of peripheral components 160 and 170. In addition, the key comparison circuit 140 is coupled to the test mode circuit 150.

在本實施例中,電子裝置100反應於電源啟動信號Pon而啟動,並且接著進入初始化期間,其中電源啟動信號Pon可以由電子裝置100的輸入介面(例如按鍵、觸控鍵、開關等)。進一步來說,電源電路110反應於電源啟動信號Pon至少提供系統電壓Vdd至快閃記憶體120,並且快閃記憶體120反應於接收系統電壓Vdd啟動初始化程序。In this embodiment, the electronic device 100 is activated in response to the power activation signal Pon, and then enters an initialization period, where the power activation signal Pon may be input from the electronic device 100 (such as buttons, touch keys, switches, etc.). Furthermore, the power circuit 110 responds to the power activation signal Pon to provide at least the system voltage Vdd to the flash memory 120, and the flash memory 120 responds to receiving the system voltage Vdd to start the initialization process.

在初始化期間中,電源電路110會控制處理器130的重置接腳處於重置狀態,例如電源電路110可提供為邏輯低準位或邏輯準位“0”的重置信號HRESETn至處理器130的重置接腳。During the initialization period, the power circuit 110 controls the reset pin of the processor 130 to be in a reset state. For example, the power circuit 110 can provide a reset signal HRESETn with a logic low level or a logic level of "0" to the processor 130 The reset pin.

在初始化程序中,快閃記憶體120依序提供多個初始化參數DPc、DP1、DP2、DPT至處理器130、週邊元件160、170及測試模式電路150,以依序設定處理器130、週邊元件160、170及測試模式電路150的操作模式及操作狀態。In the initialization process, the flash memory 120 sequentially provides a plurality of initialization parameters DPc, DP1, DP2, DPT to the processor 130, peripheral components 160, 170 and the test mode circuit 150 to sequentially set the processor 130 and peripheral components 160, 170 and the operation mode and operation state of the test mode circuit 150.

在初始化程序之後,亦即初始化期間之後,快閃記憶體120會讀取儲存於其金鑰區域Mek的比對金鑰Kcp,並且將比對金鑰Kcp提供至金鑰比對電路140。金鑰比對電路140用以比對比對金鑰Kcp及進入金鑰Ken,以反應於比對金鑰Kcp及進入金鑰Ken的比對結果決定是否提供測試進入信號Ten至電源電路110及測試模式電路150,亦即決定是否進入測試模式。舉例來說,當比對金鑰Kcp相同於進入金鑰Ken時,金鑰比對電路140可提供測試進入信號Ten;當比對金鑰Kcp不同於進入金鑰Ken時,金鑰比對電路140可不提供測試進入信號Ten。After the initialization process, that is, after the initialization period, the flash memory 120 reads the comparison key Kcp stored in its key area Mek, and provides the comparison key Kcp to the key comparison circuit 140. The key comparison circuit 140 is used to compare the comparison key Kcp and the access key Ken, and determine whether to provide the test access signal Ten to the power circuit 110 and test based on the comparison result of the comparison key Kcp and the access key Ken. The mode circuit 150 determines whether to enter the test mode. For example, when the comparison key Kcp is the same as the entry key Ken, the key comparison circuit 140 can provide a test entry signal Ten; when the comparison key Kcp is different from the entry key Ken, the key comparison circuit 140 may not provide test access signal Ten.

接著,測試模式電路150可反應於接收到測試進入信號Ten測試週邊元件160、170,並且電源電路110可反應於接收到測試進入信號Ten使處理器130的重置接腳維持於重置狀態,以避免處理器130的運作妨礙週邊元件160、170的測試,且不需要電子裝置100的外部信號的輸入。另一方面,測試模式電路150可反應於未接收到測試進入信號Ten而不測試週邊元件160、170,並且電源電路110可反應於未接收到測試進入信號Ten使處理器130的重置接腳從重置狀態中釋放,亦即使處理器130的重置接腳從重置狀態改變至致能狀態(例如為邏輯高準位或邏輯準位“1”),以使處理器130開始運作。Then, the test mode circuit 150 can respond to receiving the test entry signal Ten to test the peripheral components 160 and 170, and the power circuit 110 can respond to receiving the test entry signal Ten to maintain the reset pin of the processor 130 in the reset state, In order to prevent the operation of the processor 130 from hindering the testing of the peripheral components 160 and 170, and the input of external signals of the electronic device 100 is not required. On the other hand, the test mode circuit 150 can respond to not receiving the test entry signal Ten without testing the peripheral components 160 and 170, and the power supply circuit 110 can react to not receiving the test entry signal Ten to reset the pin of the processor 130 Release from the reset state, even if the reset pin of the processor 130 changes from the reset state to the enable state (for example, a logic high level or a logic level “1”), so that the processor 130 starts to operate.

舉例來說,當電子裝置100的主要元件(例如電路系統)完成後,可將比對金鑰Kcp預設為相同於進入金鑰Ken,以在工廠端中會使電子裝置100開機後會自行進入測試模式,而電子裝置100的測試會執行至電子裝置100被關機。接著,在完成測試後,可將比對金鑰Kcp改變為不同於進入金鑰Ken(例如抹除或重新寫入金鑰區域Mek),以使使用者在啟動電子裝置100後不會進入測試模式。For example, after the main components (such as the circuit system) of the electronic device 100 are completed, the comparison key Kcp can be preset to be the same as the access key Ken, so that the electronic device 100 will automatically be activated after booting in the factory. Enter the test mode, and the test of the electronic device 100 will be executed until the electronic device 100 is shut down. Then, after the test is completed, the comparison key Kcp can be changed to be different from the entry key Ken (such as erasing or rewriting the key area Mek) so that the user will not enter the test after starting the electronic device 100 model.

依據上述,在本發明實施例中,透過初始化期間(亦即初始化程序)之後安插比對比對金鑰Kcp及進入金鑰Ken的步驟(或動作)來決定電子裝置100是否進入測試模式,並且透過電子裝置100的自動決定是否進入測試模式而沒有資料輸入的動作,可簡化啟用測試模式的流程且可避免電子裝置100的測試模式被使用者所開啟。According to the above, in the embodiment of the present invention, after the initialization period (ie, the initialization procedure), the steps (or actions) of comparing the key Kcp and entering the key Ken are used to determine whether the electronic device 100 enters the test mode, and through The automatic determination of whether the electronic device 100 enters the test mode without data input can simplify the process of enabling the test mode and prevent the test mode of the electronic device 100 from being opened by the user.

在本發明實施例中,快閃記憶體120中儲存初始化參數DPc、DP1、DP2、DPT的區域及儲存比對金鑰Kcp的區域(亦即金鑰區域Mek)可以是系統專用,亦即儲存初始化參數DPc、DP1、DP2、DPT的區域及金鑰區域Mek對使用者而言是不可見,藉此可避免使用者在工廠端之外啟用測試模式。In the embodiment of the present invention, the area storing the initialization parameters DPc, DP1, DP2, DPT and the area storing the comparison key Kcp in the flash memory 120 (ie, the key area Mek) may be dedicated to the system, that is, storing initialization The area of the parameters DPc, DP1, DP2, DPT and the key area Mek are invisible to the user, which can prevent the user from enabling the test mode outside the factory.

在本發明實施例中,進入金鑰Ken可以儲存於金鑰比對電路140中,或者可儲於存電子裝置100中的任一儲存元件(例如快閃記憶體120)中,亦即快閃記憶體120可依序提供比對金鑰Kcp及進入金鑰Ken至金鑰比對電路140。In the embodiment of the present invention, the access key Ken can be stored in the key comparison circuit 140, or can be stored in any storage element (such as the flash memory 120) in the electronic device 100, that is, the flash memory 120 The memory 120 can sequentially provide the comparison key Kcp and the access key Ken to the key comparison circuit 140.

在本發明實施例中,在初始化期間之後且金鑰比對電路140未提供測試進入信號Ten時,電子裝置100會回到開機流程,以恢復所有元件(例如處理器130、週邊元件160、170)的電力供應。在完成開機流程後,會進入使用者模式,此時處理器130可以自快閃記憶體120存取資料Data,以執行由使用者寫入快閃記憶體120的應用程式。In the embodiment of the present invention, after the initialization period and the key comparison circuit 140 does not provide the test entry signal Ten, the electronic device 100 will return to the boot process to restore all components (such as the processor 130, peripheral components 160, 170). ) Power supply. After the boot process is completed, the user mode is entered. At this time, the processor 130 can access data from the flash memory 120 to execute the application program written into the flash memory 120 by the user.

在本發明實施例中,可在電子裝置100中配置控制電路(未繪示)來控制快閃記憶體120輸出初始化參數DPc、DP1、DP2、DPT、以及比對金鑰Kcp的時序,亦即控制電路(未繪示)可依序提供初始化參數DPc、DP1、DP2、DPT、以及比對金鑰Kcp所對應的位址至控制快閃記憶體120。換言之,控制電路(未繪示)可反應於系統電壓Vdd提供初始化參數DPc、DP1、DP2、DPT、以及比對金鑰Kcp所對應的位址。在本發明實施例中,控制電路(未繪示)可配置快閃記憶體120中。在本發明實施例中,控制電路(未繪示)可反應於系統電壓Vdd而啟用,並且可反應測試進入信號Ten而禁用。In the embodiment of the present invention, a control circuit (not shown) can be configured in the electronic device 100 to control the flash memory 120 to output the initialization parameters DPc, DP1, DP2, DPT, and the timing of the comparison key Kcp, that is, The control circuit (not shown) can sequentially provide the initialization parameters DPc, DP1, DP2, DPT, and the address corresponding to the comparison key Kcp to the control flash memory 120. In other words, the control circuit (not shown) can respond to the system voltage Vdd to provide the initialization parameters DPc, DP1, DP2, DPT, and the address corresponding to the comparison key Kcp. In the embodiment of the present invention, the control circuit (not shown) can be configured in the flash memory 120. In the embodiment of the present invention, the control circuit (not shown) can be activated in response to the system voltage Vdd, and can be disabled in response to the test entry signal Ten.

圖2為依據本發明一實施例的電子裝置的測試模式啟用方法的流程圖。請參照圖2,在本實施例中,電子裝置的電路系統會先上電(步驟S210),亦即電子裝置的電源電路反應於電源啟動信號而至少提供系統電壓至電路系統。接著,快閃記憶體進行初始化(步驟S220),並且在初始化後,自快閃記憶體提供比對金鑰(步驟S230)。然後,透過金鑰比對電路比對比對金鑰及進入金鑰(步驟S240),以透過金鑰比對電路反應於比對金鑰及進入金鑰的比對結果提供測試進入信號。換言之,當比對金鑰相同於進入金鑰時,亦即步驟S240的判斷結果為“是”,金鑰比對電路可提供測試進入信號,以使電子裝置進入測試模式(步驟S250);當比對金鑰不同於進入金鑰時,亦即步驟S240的判斷結果為“否”,金鑰比對電路可不提供測試進入信號,並且接著執行開機流程,以使電子裝置進入使用者模式。FIG. 2 is a flowchart of a test mode activation method of an electronic device according to an embodiment of the invention. 2, in this embodiment, the circuit system of the electronic device is first powered on (step S210), that is, the power circuit of the electronic device responds to the power-on signal to provide at least the system voltage to the circuit system. Then, the flash memory is initialized (step S220), and after the initialization, a comparison key is provided from the flash memory (step S230). Then, the comparison key and the entry key are compared through the key comparison circuit (step S240), and the comparison result of the comparison key and the entry key is reflected by the key comparison circuit to provide a test entry signal. In other words, when the comparison key is the same as the entry key, that is, the judgment result of step S240 is "Yes", the key comparison circuit can provide a test entry signal to make the electronic device enter the test mode (step S250); When the comparison key is different from the entry key, that is, the judgment result of step S240 is "No", the key comparison circuit may not provide a test entry signal, and then execute the boot process to make the electronic device enter the user mode.

在測試模式中,透過測試模式電路反應於測試進入信號測多個週邊元件。在開機流程中,至少會確保電力穩定(步驟S260)、釋放處理器的重置接腳的重置狀態(步驟S270)、以及透過處理器執行使用者所寫入的程式碼(步驟S280)。其中,步驟S210至S280的順序為用以說明,本發明實施例不以此為限。並且,步驟S210至S280的細節可參照圖1實施例所示,在此則不再贅述。In the test mode, a plurality of peripheral components are measured by the test mode circuit in response to the test input signal. During the boot process, at least the power is ensured to be stable (step S260), the reset state of the reset pin of the processor is released (step S270), and the program code written by the user is executed through the processor (step S280). The sequence of steps S210 to S280 is for illustration, and the embodiment of the present invention is not limited thereto. In addition, the details of steps S210 to S280 can be referred to as shown in the embodiment in FIG. 1, which will not be repeated here.

綜上所述,本發明實施例的電子裝置及其測試模式啟用方法,透過初始化期間之後安插比對比對金鑰及進入金鑰的步驟來決定電子裝置是否進入測試模式,並且透過電子裝置的自動決定是否進入測試模式而沒有資料輸入的動作,可簡化啟用測試模式的流程且可避免電子裝置的測試模式被使用者所開啟。To sum up, the electronic device and the test mode activation method of the embodiment of the present invention determine whether the electronic device enters the test mode through the steps of inserting the comparison key and entering the key after the initialization period. The action of determining whether to enter the test mode without data input can simplify the process of enabling the test mode and prevent the test mode of the electronic device from being opened by the user.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention. Anyone with ordinary knowledge in the relevant technical field can make some changes and modifications without departing from the spirit and scope of the present invention. The protection scope of the present invention shall be subject to those defined by the attached patent application scope.

100:電子裝置 110:電源電路 120:快閃記憶體 130:處理器 140:金鑰比對電路 150:測試模式電路 160、170:多個週邊元件 Data:資料 DPc、DP1、DP2、DPT:初始化參數 HRESETn:重置信號 Kcp:比對金鑰 Ken:進入金鑰 Mek:金鑰區域 Pon:電源啟動信號 Ten:測試進入信號 Vdd:系統電壓 S210~S280:步驟100: electronic device 110: Power supply circuit 120: flash memory 130: processor 140: Key comparison circuit 150: Test mode circuit 160, 170: multiple peripheral components Data: data DPc, DP1, DP2, DPT: initialization parameters HRESETn: reset signal Kcp: comparison key Ken: Enter the key Mek: key area Pon: Power start signal Ten: Test entry signal Vdd: system voltage S210~S280: steps

圖1為依據本發明一實施例的電子裝置的系統示意圖。 圖2為依據本發明一實施例的電子裝置的測試模式啟用方法的流程圖。FIG. 1 is a schematic diagram of a system of an electronic device according to an embodiment of the invention. FIG. 2 is a flowchart of a test mode activation method of an electronic device according to an embodiment of the invention.

100:電子裝置100: electronic device

110:電源電路110: Power supply circuit

120:快閃記憶體120: flash memory

130:處理器130: processor

140:金鑰比對電路140: Key comparison circuit

150:測試模式電路150: Test mode circuit

160、170:多個週邊元件160, 170: multiple peripheral components

Data:資料Data: data

DPc、DP1、DP2、DPT:初始化參數DPc, DP1, DP2, DPT: initialization parameters

HRESETn:重置信號HRESETn: reset signal

Kcp:比對金鑰Kcp: comparison key

Ken:進入金鑰Ken: Enter the key

Mek:金鑰區域Mek: key area

Pon:電源啟動信號Pon: Power start signal

Ten:測試進入信號Ten: Test entry signal

Vdd:系統電壓Vdd: system voltage

Claims (10)

一種電子裝置,包括: 多個週邊元件; 一快閃記憶體,提供一比對金鑰; 一金鑰比對電路,用以比對該比對金鑰及一進入金鑰,以反應於一比對結果提供一測試進入信號;以及 一測試模式電路,反應於該測試進入信號測試該些週邊元件。An electronic device, including: Multiple peripheral components; A flash memory, providing a comparison key; A key comparison circuit for comparing the comparison key and an entry key to provide a test entry signal in response to a comparison result; and A test mode circuit responds to the test entry signal to test the peripheral components. 如申請專利範圍第1項所述的電子裝置,更包括: 一處理器,具有一重置接腳;以及 一電源電路,反應於該測試進入信號使該重置接腳維持於一重置狀態。The electronic device as described in item 1 of the scope of patent application further includes: A processor with a reset pin; and A power circuit responds to the test entry signal to maintain the reset pin in a reset state. 如申請專利範圍第2項所述的電子裝置,其中該電源電路反應於一電源啟動信號提供一系統電壓至該快閃記憶體,並且該快閃記憶體反應於接收該系統電壓啟動一初始化程序,在該初始化程序中該快閃記憶體依序提供多個初始化參數至該處理器、該些週邊元件及該測試模式電路。The electronic device according to claim 2, wherein the power circuit responds to a power activation signal to provide a system voltage to the flash memory, and the flash memory responds to receiving the system voltage to start an initialization process In the initialization procedure, the flash memory sequentially provides a plurality of initialization parameters to the processor, the peripheral components, and the test mode circuit. 如申請專利範圍第3項所述的電子裝置,其中該比對金鑰提供於該初始化程序之後。The electronic device described in item 3 of the scope of patent application, wherein the comparison key is provided after the initialization procedure. 如申請專利範圍第2項所述的電子裝置,其中當該比對金鑰相同於該進入金鑰時,該金鑰比對電路提供該測試進入信號,當該比對金鑰不同於該進入金鑰時,該金鑰比對電路不提供該測試進入信號,並且接著該電源電路反應於未接到該測試進入信號釋放該重置接腳的該重置狀態。The electronic device described in item 2 of the scope of patent application, wherein when the comparison key is the same as the entry key, the key comparison circuit provides the test entry signal, and when the comparison key is different from the entry key In the case of a key, the key comparison circuit does not provide the test entry signal, and then the power circuit responds to not receiving the test entry signal to release the reset state of the reset pin. 如申請專利範圍第5項所述的電子裝置,其中該比對金鑰預設為相同於該進入金鑰,並且在完成測試後將該比對金鑰改變為不同於該進入金鑰。For the electronic device described in item 5 of the scope of patent application, the comparison key is preset to be the same as the access key, and the comparison key is changed to be different from the access key after the test is completed. 如申請專利範圍第1項所述的電子裝置,其中該進入金鑰儲存於該金鑰比對電路中。The electronic device described in item 1 of the scope of patent application, wherein the access key is stored in the key comparison circuit. 一種電子裝置的測試模式啟用方法,包括: 自一快閃記憶體提供一比對金鑰; 透過一金鑰比對電路比對該比對金鑰及一進入金鑰;以及 透過該金鑰比對電路反應於該比對金鑰及一進入金鑰的一比對結果提供一測試進入信號,以透過一測試模式電路反應於該測試進入信號測試多個週邊元件。A test mode activation method of an electronic device includes: Provide a comparison key from a flash memory; Compare the comparison key and an entry key through a key comparison circuit; and A comparison result of the key comparison circuit reacting to the comparison key and an entry key provides a test entry signal, and a test mode circuit reacts to the test entry signal to test a plurality of peripheral components. 如申請專利範圍第8項所述的測試模式啟用方法,更包括: 透過一電源電路反應於該測試進入信號使一處理器的一重置接腳維持於一重置狀態。The test mode activation method described in item 8 of the scope of patent application includes: A power circuit responds to the test entry signal to maintain a reset pin of a processor in a reset state. 如申請專利範圍第9項所述的測試模式啟用方法,更包括: 透過該電源電路反應於一電源啟動信號提供一系統電壓至該快閃記憶體;以及 透過該快閃記憶體反應於接收該系統電壓啟動一初始化程序,在該初始化程序中透過該快閃記憶體依序提供多個初始化參數至該處理器、該些週邊元件及該測試模式電路。The test mode activation method described in item 9 of the scope of patent application includes: Provide a system voltage to the flash memory through the power circuit in response to a power activation signal; and In response to receiving the system voltage through the flash memory, an initialization process is initiated. In the initialization process, a plurality of initialization parameters are sequentially provided through the flash memory to the processor, the peripheral components, and the test mode circuit.
TW108148312A 2019-12-30 2019-12-30 Electronic device and test mode enabling method thereof TWI736088B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW108148312A TWI736088B (en) 2019-12-30 2019-12-30 Electronic device and test mode enabling method thereof
CN202011592262.3A CN113127275A (en) 2019-12-30 2020-12-29 Electronic device and test mode enabling method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW108148312A TWI736088B (en) 2019-12-30 2019-12-30 Electronic device and test mode enabling method thereof

Publications (2)

Publication Number Publication Date
TW202125247A true TW202125247A (en) 2021-07-01
TWI736088B TWI736088B (en) 2021-08-11

Family

ID=76772244

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108148312A TWI736088B (en) 2019-12-30 2019-12-30 Electronic device and test mode enabling method thereof

Country Status (2)

Country Link
CN (1) CN113127275A (en)
TW (1) TWI736088B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116520138B (en) * 2023-06-27 2023-09-22 苏州联芸科技有限公司 Chip testing method, system and device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5787309A (en) * 1996-05-23 1998-07-28 International Business Machines Corporation Apparatus for protecting storage blocks from being accessed by unwanted I/O programs using I/O program keys and I/O storage keys having M number of bits
JP2003059297A (en) * 2001-08-08 2003-02-28 Mitsubishi Electric Corp Semiconductor memory and semiconductor module using the same
JP2007232626A (en) * 2006-03-02 2007-09-13 Denso Corp Test mode setting circuit
US7814243B2 (en) * 2007-06-01 2010-10-12 Sonics, Inc. Shared storage for multi-threaded ordered queues in an interconnect
WO2018053844A1 (en) * 2016-09-26 2018-03-29 华为技术有限公司 Security authentication method, integrated circuit and system
CN107966644A (en) * 2017-10-23 2018-04-27 北京中电华大电子设计有限责任公司 A kind of test pattern guard method of random key and circuit

Also Published As

Publication number Publication date
CN113127275A (en) 2021-07-16
TWI736088B (en) 2021-08-11

Similar Documents

Publication Publication Date Title
TWI710952B (en) Firmware update method and computer system
US6253319B1 (en) Method and apparatus for restoring a computer to a clear CMOS configuration
US7069472B2 (en) Method for restoring CMOS in a jumperless system
US8065512B2 (en) Embedded memory protection
US8935558B2 (en) Overclocking module, a computer system and a method for overclocking
US8176281B2 (en) Controlling access to an embedded memory of a microcontroller
CN109976816B (en) Computer system configuration method and server
US20080016415A1 (en) Evaluation system and method
CN107450953B (en) Method and device for updating BIOS
US10083084B2 (en) Method of error detecting during a booting process, and a computer system for implementing the same
TWI534707B (en) Computer system, shutdown and boot method thereof
TWI736088B (en) Electronic device and test mode enabling method thereof
TWI582699B (en) Boot Status Notification Method and Server System Using the Same
KR20050108637A (en) Memory system for safely loading main data and method for loading main data
US20010049783A1 (en) Method and installation for preventing premature termination of BIOS refresh operation due to pressing of reset button
US20070162735A1 (en) Control chip for a computer boot procedure and related method
JP5837990B2 (en) Computer system operating method and computer system
US20240069891A1 (en) Electronic device bios updates
TW202125523A (en) Electronic device
TW201430702A (en) Method and system for updating firmware
TWI839101B (en) Firmware update method
TWI475486B (en) Method for executing key function and electronic apparatus
CN101419555A (en) Starting up method for computer system
TWI496085B (en) Method of updating identification data of a computer system and related computer system
TWI438680B (en) System with at least two bios memories