TW201830334A - Diagnostic methods for the classifiers and the defects captured by optical tools - Google Patents

Diagnostic methods for the classifiers and the defects captured by optical tools Download PDF

Info

Publication number
TW201830334A
TW201830334A TW107100714A TW107100714A TW201830334A TW 201830334 A TW201830334 A TW 201830334A TW 107100714 A TW107100714 A TW 107100714A TW 107100714 A TW107100714 A TW 107100714A TW 201830334 A TW201830334 A TW 201830334A
Authority
TW
Taiwan
Prior art keywords
wafer
inspection results
inspection
defect
interest
Prior art date
Application number
TW107100714A
Other languages
Chinese (zh)
Other versions
TWI755468B (en
Inventor
馬丁 普莉霍爾
沙瑞維南 普瑞瑪西文
安基特 簡恩
普拉山堤 俄帕魯里
爾方 索湯莫罕瑪迪
賽朗 拉布
維傑 瑞瑪錢德倫
Original Assignee
美商克萊譚克公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US15/835,399 external-priority patent/US11237119B2/en
Application filed by 美商克萊譚克公司 filed Critical 美商克萊譚克公司
Publication of TW201830334A publication Critical patent/TW201830334A/en
Application granted granted Critical
Publication of TWI755468B publication Critical patent/TWI755468B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/418Total factory control, i.e. centrally controlling a plurality of machines, e.g. direct or distributed numerical control [DNC], flexible manufacturing systems [FMS], integrated manufacturing systems [IMS] or computer integrated manufacturing [CIM]
    • G05B19/41875Total factory control, i.e. centrally controlling a plurality of machines, e.g. direct or distributed numerical control [DNC], flexible manufacturing systems [FMS], integrated manufacturing systems [IMS] or computer integrated manufacturing [CIM] characterised by quality surveillance of production
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06NCOMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N7/00Computing arrangements based on specific mathematical models
    • G06N7/01Probabilistic graphical models, e.g. probabilistic networks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67242Apparatus for monitoring, sorting or marking
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • H01L22/24Optical enhancement of defects or not directly visible states, e.g. selective electrolytic deposition, bubbles in liquids, light emission, colour change
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/37Measurements
    • G05B2219/37224Inspect wafer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/12Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P90/00Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
    • Y02P90/02Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Algebra (AREA)
  • Mathematical Analysis (AREA)
  • Automation & Control Theory (AREA)
  • Artificial Intelligence (AREA)
  • Computational Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Evolutionary Computation (AREA)
  • Probability & Statistics with Applications (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Quality & Reliability (AREA)
  • Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

Wafer inspection with stable nuisance rates and defect of interest capture rates are disclosed. This technique can be used for discovery of newly appearing defects that occur during the manufacturing process. Based on a first wafer, defects of interest are identified based on the classified filtered inspection results. For each remaining wafer, the defect classifier is updated and defects of interest in the next wafer are identified based on the classified filtered inspection results.

Description

用於分類器及藉由光學工具所捕捉之缺陷之診斷方法Diagnostic methods for classifiers and defects captured by optical tools

本發明係關於缺陷偵測。The invention relates to defect detection.

半導體製造業之演進對良率管理及特定言之計量及檢驗系統提出更高要求。臨界尺寸在縮小而晶圓大小在增大。經濟性在驅動業界縮短達成高良率、高價值生產之時間。因此,最小化從偵測到一良率問題至解決它之總時間判定半導體製造商之投資報酬。 製造諸如邏輯及記憶體裝置之半導體裝置通常包含使用較大數目個製造程序處理一半導體晶圓以形成半導體裝置之各種特徵及多個層級。例如,微影係涉及將一圖案自一倍縮光罩轉印至配置於一半導體晶圓上之一光阻之一半導體製造程序。半導體製造程序之額外實例包含但不限於化學機械拋光(CMP)、蝕刻、沈積及離子植入。可在一單一半導體晶圓上之一配置中製造多個半導體裝置,且接著將其等分離成個別半導體裝置。 可使用演算法來偵測一晶圓上之缺陷。當使用機器學習演算法來產生缺陷分類器及妨害過濾器時,演算法傾向於被視為並未經調諧或診斷之黑箱解決方案。一檢驗配方之評估通常等待直至觀察到針對評估接收之一組新的標註資料或替代地不使用標註資料之一些部分且保留其用於驗證。此等技術之兩者皆浪費資源。 當設定一檢驗配方時,可基於用於訓練分類器之資料之品質及分類器學習且提取來自資料之資訊之能力實現總體效能評估。若資料之品質較差且實際缺陷及妨害並不具有一清晰分離邊界,則任何分類器皆有可能發生故障。 使用兩個量度:辨別力及可靠性來評估各配方之效能。存在許多辨別力量度。一個係訓練資料之混淆矩陣,其由一組狀況誤差率構成。根據此等狀況誤差率,回報率及妨害率可對半導體製造商係重要的。回報率係經正確分類之受關注缺陷(DOI)之數量與晶圓中之DOI之總數之比。妨害率係經分類為DOI之妨害之數量與分類為DOI之缺陷之總數之比。一較高之回報率及一較低之妨害率意味著一較佳之配方。然而,僅可在之前針對包含實際資料標誌之訓練資料集評估妨害率及回報率。 可靠性係展示分類器對其做出之決策有多確定之一量度。其為由分類器實現之後驗估計之一函數。之前,透過各缺陷之可信度計算評估分類器可靠性。 雖然辨別力及可靠性可為重要量度,但辨別力及可靠性可在DOI及妨害之下層分佈具有特定特性時掩蓋現實。此可稱為一遮蔽效應。 通常用於寬頻帶電漿(BBP)及雷射掃描(LS)工具上之分類器評估之方法係基於用於量測辨別力之訓練集之混淆矩陣及計算用於量測可靠性之可信度直方圖。如在圖1(a)中可見,僅基於訓練資料量測辨別力,若使用任何特殊取樣方法,則訓練資料偏差。可信度直方圖已經用於量測可靠性。對一使用者可不存在關於DOI之可靠性或使用此技術之妨害分類之資訊。 使用訓練集之混淆矩陣通常不足以理解整個晶圓上之配方之性質。若已經以特定方式(通常實現此以便減少用於掃描電子顯微鏡(SEM)檢視及手動分類之缺陷之數量)選擇訓練集中之缺陷,則訓練集之混淆矩陣偏向該等缺陷且並非整個晶圓上之分類器效能之一良好估計器。 先前解決方案基於在程序監測(生產取樣)期間獲得之手動分類重新訓練一二進位分類器(例如,妨害對比DOI)。此等先前解決方案使用經更新之分類器來產生對後續晶圓之新的DOI/妨害分離且使用新的儲格來產生生產樣本,其繼而用於調諧下一分類器。50%之先前解決方案之樣本係自最近分類器之DOI儲格隨機取樣,且其他50%為自整個群集隨機取樣。兩個樣本用於比較兩個檢驗之統計程序控制(SPC),且第二樣本亦提供「次臨限」缺陷以用於重新訓練分類器。 用於處理程序/晶圓變化之另一先前方法依賴於從頭開始建立分類器且藉助於SEM自動缺陷分類(ADC)反覆建立訓練集,且接著自新產生之DOI儲格產生生產樣本。然而,對在各晶圓上從頭開始建立一分類器之需要在SEM工具時間方面具有較高成本。另外,用於訓練BBP模型之認定實況係基於不具有人類驗證之SEM ADC,此潛在地使認定實況較不可靠。最後,此方法並不對利用自先前晶圓之缺陷,且因此,在訓練程序期間增加資料不足及不穩定之風險。 在無額外取樣的情況下,先前技術找不到整個晶圓上之回報率及妨害率(及針對未標註資料)之估計。因此,使用者不知道如何調諧配方可影響總體效能。先前技術亦不識別遮蔽效應。因此,需要一新的缺陷偵測技術及系統。The evolution of the semiconductor manufacturing industry places higher demands on yield management and, in particular, measurement and inspection systems. Critical dimensions are shrinking and wafer sizes are increasing. Economy is driving the industry to shorten the time to achieve high yield and high value production. Therefore, minimizing the total time from detecting a yield problem to resolving it determines the return on investment for a semiconductor manufacturer. Manufacturing semiconductor devices such as logic and memory devices typically involves processing a semiconductor wafer using a larger number of manufacturing processes to form the various features and multiple levels of a semiconductor device. For example, lithography involves transferring a pattern from a reticle to a semiconductor manufacturing process that is a photoresist disposed on a semiconductor wafer. Additional examples of semiconductor manufacturing processes include, but are not limited to, chemical mechanical polishing (CMP), etching, deposition, and ion implantation. Multiple semiconductor devices can be manufactured in one configuration on a single semiconductor wafer and then separated into individual semiconductor devices. Algorithms can be used to detect defects on a wafer. When machine learning algorithms are used to generate defect classifiers and nuisance filters, algorithms tend to be viewed as black box solutions that have not been tuned or diagnosed. The evaluation of an inspection formula usually waits until it is observed that a new set of labeled data is received for the evaluation or instead some parts of the labeled data are not used and retained for verification. Both of these technologies are a waste of resources. When setting a test recipe, the overall performance evaluation can be achieved based on the quality of the data used to train the classifier and the ability of the classifier to learn and extract information from the data. If the quality of the data is poor and the actual defects and obstructions do not have a clear separation boundary, any classifier may fail. Two measures are used: discriminative power and reliability to evaluate the effectiveness of each formulation. There are many discriminative powers. A confusion matrix for training data, which consists of a set of conditional error rates. Based on these conditions, the error rate, the rate of return, and the rate of interference can be important to the semiconductor manufacturer. The rate of return is the ratio of the number of properly classified defects of interest (DOI) to the total number of DOIs in the wafer. The obstruction rate is the ratio of the number of obstructions classified as DOI to the total number of defects classified as DOI. A higher return rate and a lower nuisance rate mean a better formula. However, the obstruction rate and return rate can only be evaluated on training data sets containing actual data markers before. Reliability is a measure of how deterministic the classifier is in making decisions. It is a function of the posterior estimation implemented by the classifier. Previously, the reliability of the classifier was evaluated through the credibility calculation of each defect. Although discrimination and reliability can be important measures, discrimination and reliability can obscure reality when DOI and the underlying distribution have specific characteristics. This can be called a shadowing effect. The methods commonly used for classifier evaluation on Broadband Plasma (BBP) and Laser Scanning (LS) tools are based on the confusion matrix of the training set used to measure discriminative power and calculate the reliability of measurement Histogram. As can be seen in Figure 1 (a), the discriminative power is measured based on the training data only. If any special sampling method is used, the training data is biased. Credibility histograms have been used to measure reliability. There may be no information about the reliability of a DOI or a nuisance classification using this technology for a user. Using the confusion matrix of the training set is often insufficient to understand the nature of the recipe on the entire wafer. If defects in the training set have been selected in a specific way (usually achieved to reduce the number of defects used for scanning electron microscope (SEM) inspection and manual classification), the confusion matrix of the training set is biased toward those defects and not on the entire wafer One of the good estimators of classifier performance. Previous solutions retrained a binary classifier based on manual classification obtained during program monitoring (production sampling) (eg, obstruction vs. DOI). These previous solutions use updated classifiers to generate new DOI / obstruction separations for subsequent wafers and use new cells to generate production samples, which are then used to tune the next classifier. 50% of the previous solution samples were randomly sampled from the DOI bins of the nearest classifier, and the other 50% were randomly sampled from the entire cluster. Two samples are used to compare the statistical procedure control (SPC) of the two tests, and the second sample also provides a "subthreshold" defect for retraining the classifier. Another previous method for handling program / wafer changes relied on building a classifier from scratch and iteratively building a training set with the help of SEM automatic defect classification (ADC), and then producing production samples from the newly generated DOI bin. However, the need to build a classifier from scratch on each wafer has a high cost in terms of SEM tool time. In addition, the asserted facts used to train the BBP model are based on SEM ADCs without human verification, which potentially makes the asserted facts less reliable. Finally, this method does not take advantage of defects from previous wafers, and therefore increases the risk of insufficient data and instability during the training process. Without additional sampling, prior art could not find estimates of returns and obstructions (and for unlabeled data) across the wafer. As a result, users do not know how to tune the recipe can affect overall performance. The prior art also does not recognize shadowing effects. Therefore, a new defect detection technology and system are needed.

在一第一實施例中,提供一種用於偵測複數個晶圓中之受關注缺陷之系統。該系統包括:一中心儲存媒體,其經組態以儲存複數個經分類檢驗結果及一初始缺陷分類器;一晶圓檢驗工具;一影像資料獲取系統;及一處理器,其與該中心儲存媒體、該晶圓檢驗工具及該影像資料獲取系統電子通信。該處理器經組態以執行一檢驗引擎、一取樣引擎及一調諧引擎之指令。該檢驗引擎指示該處理器自該晶圓檢驗工具接收一第一晶圓之檢驗結果。該取樣引擎指示該處理器:自該中心儲存媒體擷取該初始缺陷分類器;基於該初始缺陷分類器過濾該等檢驗結果;基於該等經過濾檢驗結果自該影像資料獲取系統檢視該第一晶圓上之受關注位置;基於該初始缺陷分類器對該等經過濾檢驗結果進行分類;將該等經分類之經過濾檢驗結果儲存於該中心儲存媒體中;及基於該等經分類之經過濾檢驗結果識別該第一晶圓中之受關注缺陷。該調諧引擎指示該處理器基於儲存於該中心儲存媒體中之該等經分類之經過濾檢驗結果更新該初始缺陷分類器。針對各剩餘晶圓,該檢驗引擎指示該處理器自該晶圓檢驗工具接收一下一晶圓之檢驗結果。針對各剩餘晶圓,該取樣引擎指示該處理器:基於該初始缺陷分類器過濾該下一晶圓之該等檢驗結果;基於該下一晶圓之該等經過濾檢驗結果及歷史分析取樣使用該影像資料獲取系統檢視該下一晶圓上之受關注位置;基於該下一晶圓上之該等經檢視受關注位置對該下一晶圓之該等經過濾檢驗結果進行分類;將該下一晶圓之該等經分類之經過濾檢驗結果儲存於該中心儲存媒體中;基於儲存於該中心儲存媒體中之該下一晶圓之該等經分類之經過濾檢驗結果使用該處理器更新該缺陷分類器;及基於該下一晶圓之該等經分類之經過濾檢驗結果識別該下一晶圓中之受關注缺陷。 針對該等剩餘晶圓之各者,該調諧引擎可指示該處理器以基於儲存於該中心儲存媒體中之該下一晶圓之該等經分類之經過濾檢驗結果使用該處理器更新該缺陷分類器。該取樣引擎可指示該處理器基於該經更新缺陷分類器執行該過濾步驟。 該影像資料獲取系統可為一SEM檢視工具。 該晶圓檢驗工具可執行一熱掃描儀捕捉檢驗結果。例如,該晶圓檢驗工具可為一寬頻帶電漿檢驗工具。 該缺陷分類器可發送受關注缺陷資料及妨害資料以用於重新訓練該缺陷分類器。 識別受關注缺陷之該步驟可包括:接近一最近缺陷分類器之一分類邊界取樣;基於該缺陷分類器中之波動獲得關於分類器穩定性之資訊;觀察該分類邊界中之一移動;及基於該分類邊界中之預測移動識別該等受關注缺陷。 該等檢驗結果或經檢視之受關注位置可經儲存於該中心儲存媒體中。 在一第二實施例中,提供一種用於識別複數個晶圓中之受關注缺陷之方法。該方法包括在一處理器處自一晶圓檢驗工具接收一第一晶圓之檢驗結果。使用該處理器基於一初始缺陷分類器過濾該等檢驗結果。基於該等經過濾檢驗結果使用一影像資料獲取系統檢視該第一晶圓上之受關注位置。基於該第一晶圓上之該等經檢視之受關注位置使用該處理器對該等經過濾檢驗結果進行分類。該等經分類之經過濾檢驗結果經儲存於一中心儲存媒體中。基於該等經分類之經過濾檢驗結果識別該第一晶圓中之受關注缺陷。針對各剩餘晶圓,該方法包括在該處理器處自該晶圓檢驗工具接收一下一晶圓之檢驗結果。使用該處理器基於該初始缺陷分類器過濾該等檢驗結果。基於該下一晶圓之該等經過濾檢驗結果及歷史分析取樣使用該影像資料獲取系統檢視該下一晶圓上之受關注位置。基於該下一晶圓上之該等經檢視之受關注位置使用該處理器對該下一晶圓之該等經過濾檢驗結果進行分類。該下一晶圓之該等經分類之經過濾檢驗結果經儲存於該中心儲存媒體中。基於儲存於該中心儲存媒體中之該下一晶圓之該等經分類之經過濾檢驗結果使用該處理器更新該缺陷分類器。基於該下一晶圓之該等經分類之經過濾檢驗結果識別該下一晶圓中之受關注缺陷。 該影像資料獲取系統可為一SEM檢視工具。 該晶圓檢驗工具可執行一熱掃描儀捕捉檢驗結果。例如,該晶圓檢驗工具可為一寬頻帶電漿檢驗工具。 該缺陷分類器可發送受關注缺陷資料及妨害資料以用於重新訓練該缺陷分類器。 識別受關注缺陷之該步驟可包括:接近一最近缺陷分類器之一分類邊界取樣;基於該缺陷分類器中之波動獲得關於分類器穩定性之資訊;觀察該分類邊界中之一移動;及基於該分類邊界中之預測移動識別該等受關注缺陷。 針對該等剩餘晶圓之各者,該方法可包括基於儲存於該中心儲存媒體中之該下一晶圓之該等經分類之經過濾檢驗結果使用該處理器更新該缺陷分類器。可基於該經更新缺陷分類器執行該過濾步驟。 該等檢驗結果或經檢視之受關注位置可經儲存於該中心儲存媒體中。 基於儲存於該中心儲存媒體中之該等經分類之經過濾檢驗結果器更新該缺陷分類器之該步驟可包括:基於一經計算訓練混淆矩陣估計一回報率且基於該中心儲存媒體中之該缺陷分類器、該下一晶圓之該等經分類之經過濾檢驗結果及該經估計回報率估計一妨害率。該經計算訓練混淆矩陣係基於儲存於該中心儲存媒體中之該下一晶圓之該等經分類之經過濾檢驗結果。 該等經過濾檢驗結果可具有與該等經過濾檢驗結果相關聯之至少兩個臨限值。該至少兩個臨限值之一第一者係針對用於監測程序及缺陷之一檢驗。該至少兩個臨限值之一第二者小於該第一臨限值且經組態以在檢驗期間捕捉次臨限缺陷。In a first embodiment, a system for detecting a defect of interest in a plurality of wafers is provided. The system includes: a central storage medium configured to store a plurality of classified inspection results and an initial defect classifier; a wafer inspection tool; an image data acquisition system; and a processor, which is stored with the central storage The media, the wafer inspection tool, and the image data acquisition system are in electronic communication. The processor is configured to execute instructions of a inspection engine, a sampling engine, and a tuning engine. The inspection engine instructs the processor to receive an inspection result of a first wafer from the wafer inspection tool. The sampling engine instructs the processor: retrieve the initial defect classifier from the central storage medium; filter the inspection results based on the initial defect classifier; and review the first from the image data acquisition system based on the filtered inspection results The location of interest on the wafer; classifying the filtered inspection results based on the initial defect classifier; storing the classified filtered inspection results in the central storage medium; and based on the classified experiences The filtering inspection results identify the defects of interest in the first wafer. The tuning engine instructs the processor to update the initial defect classifier based on the classified filtered inspection results stored in the central storage medium. For each remaining wafer, the inspection engine instructs the processor to receive the next wafer inspection result from the wafer inspection tool. For each remaining wafer, the sampling engine instructs the processor: to filter the inspection results of the next wafer based on the initial defect classifier; based on the filtered inspection results and historical analysis sampling of the next wafer to use The image data acquisition system inspects the position of interest on the next wafer; classifies the filtered inspection results of the next wafer based on the inspected positions of interest on the next wafer; The classified filtered inspection results of the next wafer are stored in the central storage medium; based on the classified filtered inspection results of the next wafer stored in the central storage medium, the processor is used Update the defect classifier; and identify the defect of interest in the next wafer based on the classified filtered inspection results of the next wafer. For each of the remaining wafers, the tuning engine may instruct the processor to update the defect with the processor based on the classified filtered inspection results of the next wafer stored in the central storage medium Classifier. The sampling engine may instruct the processor to perform the filtering step based on the updated defect classifier. The image data acquisition system can be a SEM inspection tool. The wafer inspection tool can perform a thermal scanner to capture inspection results. For example, the wafer inspection tool may be a wideband plasma inspection tool. The defect classifier can send the concerned defect data and obstruction data for retraining the defect classifier. The step of identifying a defect of interest may include: approaching classification boundary sampling of one of the nearest defect classifiers; obtaining information about classifier stability based on fluctuations in the defect classifier; observing movement of one of the classification boundaries; The predicted movement in the classification boundary identifies the defects of interest. The inspection results or inspected locations of interest may be stored in the central storage medium. In a second embodiment, a method for identifying a defect of interest in a plurality of wafers is provided. The method includes receiving a first wafer inspection result from a wafer inspection tool at a processor. The processor is used to filter the inspection results based on an initial defect classifier. Based on the filtered inspection results, an image data acquisition system is used to view the location of interest on the first wafer. The processor is used to classify the filtered inspection results based on the inspected locations of interest on the first wafer. The classified filtered inspection results are stored in a central storage medium. A defect of interest in the first wafer is identified based on the classified filtered inspection results. For each remaining wafer, the method includes receiving the next wafer inspection result from the wafer inspection tool at the processor. The processor is used to filter the inspection results based on the initial defect classifier. Based on the filtered inspection results and historical analysis samples of the next wafer, the image data acquisition system is used to view the location of interest on the next wafer. The processor is used to classify the filtered inspection results of the next wafer based on the reviewed locations of interest on the next wafer. The sorted filtered inspection results of the next wafer are stored in the central storage medium. The processor is used to update the defect classifier based on the classified filtered inspection results of the next wafer stored in the central storage medium. A defect of interest in the next wafer is identified based on the classified filtered inspection results of the next wafer. The image data acquisition system can be a SEM inspection tool. The wafer inspection tool can perform a thermal scanner to capture inspection results. For example, the wafer inspection tool may be a wideband plasma inspection tool. The defect classifier can send the concerned defect data and obstruction data for retraining the defect classifier. The step of identifying a defect of interest may include: approaching classification boundary sampling of one of the nearest defect classifiers; obtaining information about classifier stability based on fluctuations in the defect classifier; observing movement of one of the classification boundaries; and based on The predicted movement in the classification boundary identifies the defects of interest. For each of the remaining wafers, the method may include updating the defect classifier using the processor based on the classified filtered inspection results of the next wafer stored in the central storage medium. The filtering step may be performed based on the updated defect classifier. The inspection results or inspected locations of interest may be stored in the central storage medium. The step of updating the defect classifier based on the classified filtered inspection result devices stored in the central storage medium may include: estimating a rate of return based on a calculated training confusion matrix and based on the defect in the central storage medium The classifier, the classified filtered inspection results of the next wafer, and the estimated rate of return estimate an obstruction rate. The calculated training confusion matrix is based on the classified filtered inspection results of the next wafer stored in the central storage medium. The filtered inspection results may have at least two threshold values associated with the filtered inspection results. One of the at least two thresholds is directed to an inspection procedure and an inspection of defects. A second one of the at least two thresholds is less than the first threshold and is configured to capture secondary threshold defects during inspection.

相關申請案之交叉參考 本申請案主張2017年1月10日申請之美國臨時申請案第62/444,694號、2017年3月22日申請之美國臨時申請案第62/475,030號及2017年11月3日申請之美國臨時申請案第62/581,378號之優先權,該等案之揭示內容以引用的方式併入本文中。 儘管將依據特定實施例描述所主張之標的,然其他實施例(包含未提供本文中闡述之全部優點及特徵之實施例)亦在本發明之範疇內。可在不脫離本發明之範疇之情況下進行各種結構、邏輯、程序步驟及電子改變。因此,僅參考隨附申請專利範圍定義本發明之範疇。 本文揭示之實施例解決用於在一積體電路製造程序之早期階段中處理程序及晶圓不穩定性質新的系統及方法。本發明之一項實施例係基於除生產取樣外在生產批次上產生一小樣本,彙總若干晶圓上方之樣本亦建立一最新分類器及使用分類器來在下一晶圓上產生新更新之樣本之理念。 本文揭示之實施例可至少出於下列原因尤其比現有方法更有利。當前揭示之系統及方法利用使用最近已知之程序狀況產生且良好適用於返回一優越分類器之一增補(擴充)樣本。最近已知之程序狀況及缺陷遠比當前使用之隨機樣本更有用於此目的。 最近已知之程序狀況亦係程序改變之一優越指示,且任何新的缺陷或展示最大變化之缺陷將在樣本中有效顯露。換言之,具有一小樣本大小之一有效增量發現導致較小之額外SEM檢視及分類成本。 此外,憑藉對程序不穩定性之額外監測,以及當前揭示之系統及方法量化該程序不穩定性之能力,增補樣本可經自動調諧以匹配該等程序狀況。 一般言之,所揭示之系統及方法容許具有更穩定妨害率及DOI捕捉率之更相關之寬頻帶電漿檢驗。所揭示之系統及方法容許較快發現在製造程序期間發生之新出現之缺陷,且容許製造程序之穩定性之一分析。 存在實施當前揭示之系統及方法之若干方式。一項實施例僅依賴於來自中心儲存媒體之資料,然後系統及方法在檢驗之剩餘部分利用分類器效能中對缺陷之手動分類。此等實施例使分類器比當前正檢驗之晶圓落後之一個晶圓。另一實施例增添藉由在晶圓缺陷檢視工具執行取樣且接著在中心儲存媒體上產生增補樣本而對當前晶圓更新分類器之能力。此實施例之一個優勢在於最近晶圓狀況亦包含於分類器中。 可針對其中實際標誌不可用之資料估計回報率及妨害率。因此,可提供回報率及妨害率之預期值。技術展示回報率、妨害率、後驗及可信度之所有估計係精確的或資料具有陰影分佈。由演算法產生之資料(除分類外)可提供無法使用手動產生之分類器(諸如線上缺陷組合器(iDO))獲得之診斷資訊。iDO係可在檢驗期間對缺陷進行即時分類之一演算法之一實例。 可評估一配方。此等方法包含回報率之估計;妨害率之估計;評估可展示回報率對比妨害率之受試者操作曲線(ROC)以用於精細調諧配方;及偵測遮蔽效應,此判定後驗、可信度、回報率及妨害率之估計是否係值得信賴的。ROC可為繪製真陽性率對比假陽性率之一曲線。替代ROC或與之協作,可使用DOI回報率(真陽性率)對比妨害率(其非假陽性率)。 來自分類器之兩個輸出可用於建立診斷工具。首先,可使用係由分類器提供之分類結果之決策。其次,可使用各缺陷之後驗。存在一分類器可找到後驗之不同方式。與各類別形心之距離或精確度之概率量測係兩個實例。 為估計回報率,可使用經正確分類之DOI之數量與訓練集中之DOI之總數之比。此可應用於測試集以找到測試資料中可能丟失之DOI之數量之估計。假定存在兩個類別(DOI及妨害),混淆矩陣如在表1中展示般出現。 表1 Snm 係原本屬於類別m且經分類為類別n之所有缺陷之集。SDD 係經分類為DOI且實際為DOI之缺陷集。SND 係經分類為妨害且實際為DOI之缺陷集。SDN 係經分類為DOI且實際為妨害之缺陷集。SNN 係經分類為妨害且實際亦為妨害之缺陷集。在方程式1中展示整個晶圓之回報率估計。方程式1 在方程式1中,|S|表示集S之大小(基數)。為估計未標註缺陷之妨害率,可使用與經分類為DOI之缺陷之妨害相關聯之缺陷之累積後驗與DOI儲格中之缺陷之總數之一比。假定兩個類別(DOI及妨害),在表2中展示測試資料(或任何未標註資料)之資料群集之後分類。 SD 係經分類為DOI之缺陷集。SN 係經分類為妨害之缺陷集。假定與缺陷i相關聯之妨害類別之後驗係pi ,將如在方程式2中展示般計算妨害率。方程式2 SD 係經分類為DOI之缺陷集。pi 係與缺陷i相關聯之妨害類別之後驗概率。|SD |表示集SD之大小。 回報率可隨較大之妨害增大。此可藉由例如在可信度直方圖中移動切割線且改變具有較低可信度之缺陷之類別代碼實現。可針對切割線之所有可能值評估回報率及妨害率。接著可展示三個標繪圖,在圖2中展示其等之三個實例。圖2中之圖(a)展示回報率對比切割線值。圖2中之圖(b)展示妨害率對比切割線值。圖2中之圖(c)展示ROC。一ROC可為一給定資料集上之一分類器之效能之一有用表示。使用者可發現將為針對一所要捕捉率之妨害率之物,且反之亦然。憑藉此等曲線,一使用者可決定切割線之值是否係值得信賴的。 在分類中,良好分離之分佈可為具有短重疊之分佈,如在圖3(a)、圖3(b)及圖3(c)中展示。資料可經良好分離如同在兩個分佈之間繪製一清晰邊界,如在圖3(a)及圖3(b)中展示。分佈可經良好分離且在空間中具有多個區且使用多個邊界分離,如在圖3(c)中展示。 大多數分類器可學習此情形。在此場景中,分類器之效能係一般的。此機率密度函數(PDF)係正常在晶圓中出現之彼等,但此並非始終係該情況。可已經遮蔽一個分佈之一大部分。遮蔽效應係當一個類別分佈之一大部分處於另一類別之PDF下時之一情形。此情形可作為手動或自動標註期間之錯誤或因不具有良好屬性以區分陰影部分與其他類別而發生。圖4中之圖(a)及圖(b)係此情形之兩個實例。 第一情況(在圖4中之(a))之偵測相對係簡單的,此係因為僅藉由觀察訓練混淆矩陣可判定一個類別之精確度係欠佳的。偵測第二情況(在圖4中之(b))係較困難的。此情形可誤導一使用者關於晶圓上之資料,其中不管使用哪種分類器,皆不會偵測到一個類別之大部分。此處之誤分類並非歸因於分類器之欠佳效能,但可係歸因於特徵或標誌之欠佳品質。 為偵測此情形,可使用訓練集來訓練一分類器。接著,訓練可經排序以自可信度值升序設定自分類器獲得之缺陷。可產生一空集區且可自最低可信度至最高可信度逐一添加缺陷至集區。在添加各缺陷之後,可計算集區中之缺陷至混淆矩陣且可節省類別之精確度及集區中之缺陷之數量。各類別之精確度可經定義為該類別之經正確分類之缺陷之數量對來自該類別之缺陷之總數。在使用訓練集中之所有缺陷之後,可比較精確度對比集區中之缺陷之數量。圖5中展示此演算法之一實例。 針對一晶圓上之一一般缺陷分佈,預期集區中之所有類別之精確度在缺陷數量增大時增大或保持恆定。雖然其他基本原理係可能的,但相較於集區中之先前缺陷,集區中之一新的缺陷可具有較大或相等之可信度。 圖6中之(a)及(b)中之標繪圖針對兩個不同晶圓展示此。圖6之(a)中之標繪圖係來自不具有陰影DOI之一晶圓,且DOI及妨害精確度二者隨缺陷數量改良。然而,圖6中之標繪圖(b)展示一DOI類別觀察到一遮蔽效應之一晶圓。DOI儲格並不隨缺陷數量改良。其指示添加高可信度缺陷,但此等經不正確分類,此為遮蔽效應之一指示。 在圖7之流程圖中展示一方法之一實施例之細節。圖7展示估計妨害率及捕捉率之演算法及陰影效應之偵測之一流程圖。訓練集用於產生分類器。分類器經應用於測試集中之缺陷。接著,分類器用於評估所有缺陷(在訓練集及測試集二者中)之可信度及後驗。使用後驗來實現妨害率之估計。使用自訓練集獲得之混淆矩陣來實現捕捉率之估計。最後,實現一檢查以找出資料是否在陰影效應下。若其不在陰影效應下,則估計係可信賴的。 圖8係用於識別複數個晶圓中之受關注缺陷之一方法100之一流程圖。在101,諸如在一處理器處自一晶圓檢驗工具接收一第一晶圓之檢驗結果,該工具可為一BBP工具或另一檢驗裝置。在102,諸如使用處理器基於一初始缺陷分類器過濾檢驗結果。在103,諸如使用一影像資料獲取系統基於經過濾之檢驗結果檢視第一晶圓上之受關注位置。影像資料獲取系統可為一SEM檢視工具或另一量測、檢驗或計量工具。在104,諸如使用處理器基於第一晶圓上之經檢視之受關注位置對經過濾檢驗結果進行分類。在105,經分類之檢驗結果經儲存於一中心儲存媒體中。在106,諸如使用處理器基於經分類之經過濾檢驗結果識別受關注缺陷。諸如針對經取樣之各晶圓,可使經過濾之檢驗結果保持分離。 在107,針對各剩餘晶圓,諸如在程序處自晶圓檢驗工具接收下一晶圓之檢驗結果。在108,諸如使用處理器基於初始缺陷分類器過濾檢驗結果。在109,諸如使用影像資料獲取系統基於經過濾檢驗結果及歷史分析取樣檢視下一晶圓上之受關注位置。在110,諸如使用處理器基於下一晶圓上之經檢視之受關注位置對經過濾檢驗結果進行分類。在111,經分類之過濾結果經儲存於中心儲存媒體中。在112,諸如使用處理器基於儲存於中心儲存媒體中之經分類結果更新缺陷分類器。在113,諸如使用處理器基於下一晶圓之經分類之經過濾檢驗結果識別下一晶圓上之受關注缺陷。 下一晶圓可指代下一循序晶圓,但亦可意指一第二、第三、第四、第五或以後的晶圓。 在方法100中,識別受關注缺陷可包含接近一最近缺陷分類器之一分類邊界取樣。可基於缺陷分類器中之波動獲得關於分類器穩定性之資訊。可預測分類邊界之移動。可基於分類邊界中之經預測移動識別受關注缺陷。 晶圓檢驗工具可執行一熱掃描儀以使用方法100捕捉檢驗結果。 缺陷分類器可發送受關注缺陷資料及妨害資料以用於重新訓練缺陷分類器。 針對各剩餘晶圓,可諸如使用處理器基於儲存於中心儲存媒體中之經分類結果更新缺陷分類器。可基於經更新缺陷分類器執行過濾步驟。 檢驗結果或經檢視之受關注位置可經儲存於中心儲存媒體中。 基於經儲存於中心儲存媒體中之經分類結果更新缺陷分類器可包含基於一經計算訓練混淆矩陣估計一回報率。經計算訓練混淆矩陣可係基於儲存於中心儲存媒體中之下一晶圓之經分類之經過濾檢驗結果。可基於中心儲存媒體中之缺陷分類器、下一晶圓之經分類之經過濾檢驗結果及經估計之回報率估計一妨害率。可由處理器執行此等步驟。 亦可基於初始缺陷分類器計算一可信度值。在此例項中,基於儲存於中心儲存媒體中之經分類結果更新缺陷分類器可進一步包含基於缺陷分類器及經計算之可信度值偵測一遮蔽效應。 經過濾檢驗結果可具有與經過濾檢驗結果相關聯之至少兩個臨限值。至少兩個臨限值之一第一者係針對可用於監測程序及缺陷之一檢驗。至少兩個臨限值之一第二者小於第一臨限值且可經組態以在檢驗期間捕捉次臨限缺陷。此使臨限值之兩側上之取樣能夠容許在兩個方向上改變分類邊界。 此技術提供多個優勢。其提供一快速回報率估計器。通常,回報率之估計係一昂貴及/或不精確任務。一使用者必須自一妨害儲格取樣大量缺陷,使用一工具(例如,一SEM工具)檢視其等,對其等進行分類且嘗試提供妨害儲格中之DOI之數量之一估計。此方法在多數時間係不可行的,此係因為DOI儲格中之缺陷數量極大。本文揭示之實施例不需要任何樣本,此使其極快。亦提供一較快之妨害率估計。通常為估計妨害率,使用者自DOI儲格隨機取樣且接著SEM檢視其等,且對其等進行分類。可使用本文揭示之技術來移除用於取樣、SEM檢視及分類之此額外時間。 整個晶圓上之ROC曲線之估計可為半導體製造商調諧配方且識別檢驗給出所需輸出之最佳狀況之一有用工具。 所揭示之技術亦提供遮蔽效應之一偵測方法。可識別資料中之分佈之不可分離部分。此現象通常歸因於手動標註期間之錯誤、欠佳之SEM影像品質或缺乏強特徵而發生。 圖9係用於偵測複數個晶圓中之受關注缺陷之一系統200之一方塊圖。系統200包含一晶圓檢驗工具201、一影像資料獲取系統204、一中心儲存媒體203及一處理器202。影像資料獲取系統204可為一SEM檢視工具。晶圓檢驗工具201可為一BBP檢驗工具,其可經組態以執行一熱掃描以捕捉檢驗結果。晶圓檢驗工具201亦可為一LS工具或一未經圖案化晶圓表面檢驗系統,諸如由KLA-Tencor Corporation製造之Surfscan SPx。中心儲存媒體203經組態以儲存複數個經分類檢驗結果及一初始缺陷分類器。處理器202與中心儲存媒體203、晶圓檢驗工具201及影像資料獲取系統204電子通信。 處理器202經組態以執行一檢驗引擎、一取樣引擎及一調諧引擎之指令。檢驗引擎指示處理器自晶圓檢驗工具接收一第一晶圓之檢驗結果。該取樣引擎指示該處理器:自該中心儲存媒體擷取該初始缺陷分類器;基於該初始缺陷分類器過濾該等檢驗結果;基於該等經過濾檢驗結果自該影像資料獲取系統檢視該第一晶圓上之受關注位置;基於該初始缺陷分類器對該等經過濾檢驗結果進行分類;將該等經分類之經過濾檢驗結果儲存於該中心儲存媒體中;及基於該等經分類之經過濾檢驗結果識別該第一晶圓中之受關注缺陷。調諧引擎指示處理器基於儲存於中心儲存媒體中之經分類之結果更新初始缺陷分類器。 針對各剩餘晶圓,檢驗引擎指示處理器自晶圓檢驗工具接收一下一晶圓之檢驗結果。取樣引擎指示處理器:基於初始缺陷分類器過濾檢驗結果;使用影像資料獲取系統基於經過濾檢驗結果及歷史分析取樣檢視下一晶圓上之受關注位置;基於下一晶圓上之經檢視受關注位置對經過濾檢驗結果進行分類;將經分類結果儲存於中心儲存媒體中;使用處理器基於儲存於中心儲存媒體中之經分類之結果更新缺陷分類器;及基於下一晶圓之經分類之經過濾檢驗結果識別下一晶圓中之受關注缺陷。 針對各剩餘晶圓,調諧引擎可指示處理器以使用處理器基於儲存於中心儲存媒體中之經分類結果更新缺陷分類器。取樣引擎可指示處理器基於經更新缺陷分類器執行過濾步驟。用於更新缺陷分類器之結果數量及晶圓數量可由演算法決定且可由設定控制。此等數量可取決於使用情況及檢驗。針對研究及開發應用,可僅使用若干個最近晶圓。在一較成熟之大容量製造程序中,訓練資料可來源於更多晶圓。其可受限於時間及資料充分性。 缺陷分類器可發送受關注缺陷資料及妨害資料以用於重新訓練缺陷分類器。 識別受關注缺陷之步驟可包含:接近一最近缺陷分類器之一分類邊界取樣;基於缺陷分類器中之波動獲得關於分類器穩定性之資訊;觀察分類邊界中之一移動;及基於分類邊界中之預測移動識別受關注缺陷。可在一些最近晶圓上執行觀察一移動。 檢驗結果或經檢視之受關注位置可經儲存於中心儲存媒體203中,其可包含一資料庫。在一特定例項中,一中心儲存媒體203可存儲經分類之缺陷以及檢驗群集之剩餘部分。在添加各新的資料至資料庫之後,一調諧及分析引擎可對經儲存之資料操作。一取樣引擎可自中心伺服器擷取最近分類器以識別最適當缺陷。此藉由一或多個下列技術實現。首先,利用最近分類器以接近模型之分類邊界取樣(作為邊界之兩側)。其次,使用自最近晶圓上之分類波動獲得之關於分類器穩定性之資訊。第三,將樣本之大部分引導至最可能處於邊界移動至方向上之分類邊界之側。 一項實施例僅依賴於中心儲存媒體,然後在檢驗之剩餘部分利用分類器效能及對缺陷之手動分類。此構造使分類器保持一個晶圓之後。另一實施例附加藉由在晶圓缺陷檢視工具上執行取樣且接著產生增補樣本以用於中心儲存而對當前晶圓更新模型之能力,此意味著亦包含最近晶圓狀況。在圖10及圖11中展示兩個實例。在圖10及圖11中,使用起一標準妨害過濾器之作用之一妨害DOI分類器使檢驗更熱地運行。此保留妨害DOI邊界之兩側上之缺陷以用於重新訓練。來自歷史分析取樣設定及最近分類器之穩定性資訊用於取樣。 雖然處理器202及中心儲存媒體203經繪示為分離的,但此等可為相同控制單元之部分。處理器202及中心儲存媒體203二者可為晶圓檢驗工具201或影像資料獲取系統204或另一裝置之部分。在一實例中,處理器202可為一獨立控制單元或在一集中式品質控制單元中。可使用多個處理器202及/或中心儲存媒體203。例如,三個處理器202可用於檢驗引擎、取樣引擎及調諧引擎。 可藉由硬體、軟體及韌體之任何組合在實踐中實施處理器202。同樣地,如本文描述之其功能可藉由一個單元執行,或在不同組件間劃分,其等之各者可繼而藉由硬體、軟體及韌體之任何組合實施。處理器202實施各種方法及功能之程式碼或指令可儲存於控制器可讀儲存媒體(諸如中心儲存媒體203中之一記憶體或其他記憶體)中。 處理器202及中心儲存媒體203可以任何適當方式(例如,經由一或多個傳輸媒體,其等可包含有線及/或無線傳輸媒體)耦合至系統200之組件,使得處理器202及中心儲存媒體203可接收由系統200產生之輸出。處理器202可經組態以使用輸出來執行數個功能。 本文描述之處理器202及中心儲存媒體203、(若干)其他系統或(若干)其他子系統可為各種系統之部分,包含一個人電腦系統、影像電腦、主機電腦系統、工作站、網路設備、網際網路設備或其他裝置。(若干)子系統或(若干)系統亦可包含技術中已知之任何適當處理器,諸如一並行處理器。另外,(若干)子系統或(若干)系統可包含作為一單獨或一網路化工具之具有高速處理及軟體之一平台。 若系統包含超過一個子系統,則不同子系統可經耦合至彼此使得影像、資料、資訊、指令等可在子系統之間發送。例如,一個子系統可藉由任何適當傳輸媒體耦合至(若干)額外子系統,該等傳輸媒體可包含技術中已知之任何適當有線及/或無線傳輸媒體。此等子系統之兩者或兩者以上亦可藉由一共用電腦可讀儲存媒體(未展示)有效耦合。 一額外實施例係關於一種非暫時性電腦可讀媒體,其儲存可在一控制器上執行以用於執行本文揭示之一實施例之一電腦實施方法之程式指令。特定言之,處理器202可經耦合至中心儲存媒體203或具有包含可在處理器202上執行之程式指令之非暫時性電腦可讀媒體之其他電子資料儲存媒體中之一記憶體。電腦實施方法可包含本文中描述之任何(若干)方法之任何(若干)步驟。例如,處理器202可經程式化以執行圖8之一些或所有步驟。中心儲存媒體203或其他電子資料儲存媒體中之記憶體可為一儲存媒體,諸如一磁碟或光碟、一磁帶或技術中已知的任何其他適當非暫時性電腦可讀媒體。 程式指令可以各種方式之任一者實施,尤其包含基於程序之技術、基於組件之技術及/或物件導向技術。例如,可視需要使用ActiveX控件、C++對象、JavaBeans、微軟基礎類(MFC)、SSE (串流SIMD延伸)或其他技術或方法實施程式指令。 可如本文中描述般執行方法之步驟之各者。方法亦可包含可藉由本文描述之控制器及/或(若干)電腦子系統或(若干)系統執行之任何其他(若干)步驟。可藉由一或多個電腦系統執行步驟,該一或多個電腦系統可根據本文描述之實施例之任一者組態。另外,可藉由本文中描述之系統實施例之任一者執行上文描述之方法。 儘管已相對於一或多個特定實施例描述本發明,但將理解,可在不脫離本發明之精神及範疇的情況下做出本發明之其他實施例。因此,本發明視為僅受隨附發明申請專利範圍及其合理解釋限制。Cross Reference to Related Applications This application claims U.S. Provisional Application No. 62 / 444,694 filed on January 10, 2017, U.S. Provisional Application No. 62 / 475,030 filed on March 22, 2017, and November 2017 The priority of U.S. Provisional Application No. 62 / 581,378, filed on the 3rd, is incorporated herein by reference. Although the claimed subject matter will be described in terms of specific embodiments, other embodiments (including those that do not provide all of the advantages and features set forth herein) are also within the scope of the invention. Various structural, logical, procedural, and electronic changes may be made without departing from the scope of the invention. Therefore, only the scope of the invention is defined with reference to the scope of the appended patents. The embodiments disclosed herein address new systems and methods for handling procedures and wafer instability in the early stages of an integrated circuit manufacturing process. An embodiment of the present invention is based on generating a small sample on a production batch in addition to production sampling, summing up the samples above several wafers and also establishing a new classifier and using the classifier to generate a new update on the next wafer. The idea of the sample. The embodiments disclosed herein may be particularly advantageous over existing methods for at least the following reasons. The presently disclosed systems and methods utilize supplemental (extended) samples produced using recently known program conditions and well adapted to return one of a superior classifier. Recently known procedural conditions and defects are far more useful for this purpose than random samples currently in use. The recently known procedural status is also a superior indication of a procedural change, and any new defects or defects exhibiting the greatest change will be effectively revealed in the sample. In other words, a valid incremental discovery with a small sample size results in smaller additional SEM inspection and classification costs. In addition, with additional monitoring of procedural instability and the ability of currently disclosed systems and methods to quantify the instability of the procedure, supplementary samples can be automatically tuned to match the status of such procedures. In general, the disclosed systems and methods allow more relevant wideband plasma inspection with more stable interference rates and DOI capture rates. The disclosed system and method allow for faster detection of new defects that occur during the manufacturing process and allows analysis of one of the stability of the manufacturing process. There are several ways to implement the currently disclosed systems and methods. One embodiment relies only on data from a central storage medium, and the system and method then use the classifier performance to manually classify defects in the remainder of the inspection. These embodiments make the classifier one wafer behind the wafer currently being inspected. Another embodiment adds the ability to update the classifier for the current wafer by performing sampling on a wafer defect inspection tool and then generating supplemental samples on a central storage medium. One advantage of this embodiment is that recent wafer conditions are also included in the classifier. Rates of return and obstructions can be estimated for data where actual signs are not available. Therefore, the expected value of the return rate and the obstruction rate can be provided. All estimates for technology display returns, obstructions, posteriors, and credibility are accurate or data have a shadow distribution. Algorithm-generated data (other than classification) can provide diagnostic information that cannot be obtained using manually generated classifiers such as the online defect combiner (iDO). iDO is an example of an algorithm that can instantly classify defects during inspection. A formula can be evaluated. These methods include an estimate of the rate of return; an estimate of the rate of nuisance; an assessment of the receiver operating curve (ROC) that can show the rate of return versus the rate of nuisance for fine-tuned formulations; and the detection of shadowing effects Are the estimates of reliability, rate of return, and nuisances trustworthy? ROC can be used to draw a curve between true positive rate and false positive rate. Instead of or in cooperation with ROC, you can use the DOI return (true positive rate) versus the obstruction rate (its non-false positive rate). Two outputs from the classifier can be used to build a diagnostic tool. First, the decision of the classification results provided by the classifier can be used. Second, each defect posterior can be used. There are different ways in which a classifier can find the posterior. Probability measurements of the distance or accuracy from the centroids of each category are two examples. To estimate the rate of return, the ratio of the number of correctly classified DOIs to the total number of DOIs in the training set can be used. This can be applied to the test set to find an estimate of the number of DOIs that may be lost in the test data. Assuming that there are two categories (DOI and obstruction), the confusion matrix appears as shown in Table 1. Table 1 S nm is a collection of all defects that originally belonged to category m and were classified as category n. S DD is a defect set that is classified as DOI and is actually a DOI. S ND is a defect set that is classified as obstructive and is actually a DOI. S DN is a defect set that is classified as DOI and is actually a nuisance. S NN is a defect set that is classified as obstruction and is actually an obstruction. The return on the entire wafer is estimated in Equation 1. Equation 1 In Equation 1, | S | represents the size (cardinality) of the set S. To estimate the nuisance rate of unlabeled defects, the ratio of the cumulative posterior of the defects associated with the nuisances of defects classified as DOI to the total number of defects in the DOI bin can be used. Assuming two categories (DOI and nuisance), they are classified after a cluster of data showing test data (or any unlabeled data) in Table 2. S D lines classified as a defective set of DOI. S N is a defect set classified as an obstruction. Assuming that the hindrance class associated with the defect i is posterior p i , the hindrance rate will be calculated as shown in Equation 2. Equation 2 S D is a defect set classified as DOI. p i is the posterior probability of the nuisance category associated with defect i. | S D | Represents the size of the set SD. The rate of return can increase with greater nuisance. This can be achieved, for example, by moving the cutting line in the confidence histogram and changing the category code for defects with lower confidence. The rate of return and obstruction can be evaluated for all possible values of the cutting line. Three plots can then be shown, three examples of which are shown in FIG. 2. Graph (a) in Figure 2 shows the rate of return versus the cut line value. Graph (b) in Fig. 2 shows the nuisance ratio versus the cut line value. Panel (c) in Figure 2 shows the ROC. A ROC can be a useful representation of the performance of a classifier on a given data set. The user can find something that will be a nuisance to a desired capture rate, and vice versa. With these curves, a user can decide whether the value of the cutting line is trustworthy. In classification, well-separated distributions can be distributions with short overlap, as shown in Figures 3 (a), 3 (b), and 3 (c). Data can be well separated like drawing a clear boundary between two distributions, as shown in Figures 3 (a) and 3 (b). The distribution can be well separated and have multiple regions in space and separated using multiple boundaries, as shown in Figure 3 (c). Most classifiers can learn this situation. In this scenario, the performance of the classifier is average. This probability density function (PDF) is what they normally appear on a wafer, but this is not always the case. A large part of a distribution may have been obscured. The shadowing effect is a situation when a large part of the distribution of one category is under the PDF of another category. This situation can occur as an error during manual or automatic labeling or because it does not have good attributes to distinguish shaded parts from other categories. Figures (a) and (b) in Figure 4 are two examples of this situation. The detection of the first case ((a) in Fig. 4) is relatively simple, because the accuracy of determining a category can be determined only by observing the training confusion matrix. Detecting the second case ((b) in Figure 4) is more difficult. This situation can mislead a user about the data on the wafer, and no matter which classifier is used, most of a class will not be detected. The misclassification here is not due to the poor performance of the classifier, but can be due to the poor quality of the feature or logo. To detect this, a training set can be used to train a classifier. Then, the training can be sorted to set the defects obtained from the classifier in ascending order from the confidence value. An empty pool can be generated and defects can be added to the pool one by one from the lowest confidence to the highest confidence. After each defect is added, the defects in the pool can be calculated to the confusion matrix and the accuracy of the category and the number of defects in the pool can be saved. The accuracy of each category can be defined as the number of correctly classified defects in that category versus the total number of defects from that category. After using all the defects in the training set, the accuracy can be compared to the number of defects in the pool. An example of this algorithm is shown in Figure 5. For a general defect distribution on a wafer, the accuracy of all categories in the pool is expected to increase or remain constant as the number of defects increases. Although other basic principles are possible, a new defect in the pool may have greater or equal credibility than a previous defect in the pool. The plots in (a) and (b) of Figure 6 show this for two different wafers. The plot in (a) of FIG. 6 is from a wafer without a shadowed DOI, and both the DOI and the obstruction accuracy improve with the number of defects. However, the plot (b) in FIG. 6 shows that one of the wafers with a shadowing effect was observed for a DOI category. The DOI bin does not improve with the number of defects. Its indication adds a high-confidence defect, but these are incorrectly classified, which is an indication of shadowing effects. Details of one embodiment of a method are shown in the flowchart of FIG. FIG. 7 shows a flowchart of an algorithm for estimating the obstruction rate and capture rate and the detection of shadow effects. The training set is used to generate the classifier. The classifier is applied to the defects in the test set. The classifier is then used to evaluate the credibility and posterior of all defects (both in the training and test sets). Use a posteriori to achieve an estimate of the obstruction rate. The confusion matrix obtained from the training set is used to estimate the capture rate. Finally, a check is implemented to find out if the data is under shadow effects. If it is not under the shadow effect, the estimation is reliable. FIG. 8 is a flowchart of a method 100 for identifying a defect of interest in a plurality of wafers. At 101, such as receiving a first wafer inspection result from a wafer inspection tool at a processor, the tool may be a BBP tool or another inspection device. At 102, such as using a processor to filter inspection results based on an initial defect classifier. At 103, such as using an image data acquisition system to review the location of interest on the first wafer based on the filtered inspection results. The image data acquisition system may be an SEM inspection tool or another measurement, inspection or metrology tool. At 104, such as using a processor to classify the filtered inspection results based on the inspected locations of interest on the first wafer. At 105, the classified test results are stored in a central storage medium. At 106, such as using a processor to identify defects of interest based on the classified filtered inspection results. Filtered inspection results, such as for each sampled wafer, can be kept separate. At 107, for each remaining wafer, such as receiving the inspection results of the next wafer from the wafer inspection tool at a procedure. At 108, such as using a processor to filter inspection results based on the initial defect classifier. At 109, such as using an image data acquisition system to review the location of interest on the next wafer based on filtered inspection results and historical analysis samples. At 110, such as using a processor to sort the filtered inspection results based on the inspected location of interest on the next wafer. At 111, the classified filtering results are stored in a central storage medium. At 112, such as using a processor to update the defect classifier based on the classified results stored in the central storage medium. At 113, such as using a processor to identify defects of interest on the next wafer based on the sorted filtered inspection results of the next wafer. The next wafer may refer to the next sequential wafer, but may also mean a second, third, fourth, fifth, or later wafer. In the method 100, identifying a defect of interest may include classifying a boundary sample close to one of a nearest defect classifier. Information on classifier stability can be obtained based on fluctuations in the defect classifier. The movement of classification boundaries can be predicted. The defect of interest can be identified based on predicted movements in the classification boundary. The wafer inspection tool may execute a thermal scanner to capture inspection results using the method 100. The defect classifier can send the concerned defect data and obstruction data for retraining the defect classifier. For each remaining wafer, a defect classifier may be updated, such as using a processor, based on the classified results stored in a central storage medium. The filtering step may be performed based on the updated defect classifier. Inspection results or inspected locations of interest may be stored in a central storage medium. Updating the defect classifier based on the classified results stored in the central storage medium may include estimating a rate of return based on a calculated training confusion matrix. The calculated training confusion matrix may be based on a filtered filtered inspection result of the next wafer stored in the central storage medium. An obstruction rate can be estimated based on the defect classifier in the central storage medium, the filtered inspection results of the classification of the next wafer, and the estimated rate of return. These steps may be performed by a processor. A confidence value can also be calculated based on the initial defect classifier. In this example, updating the defect classifier based on the classified results stored in the central storage medium may further include detecting a shadowing effect based on the defect classifier and the calculated confidence value. The filtered inspection results may have at least two threshold values associated with the filtered inspection results. One of the at least two thresholds is for one of the inspection procedures and inspections that can be used for defects. One of the at least two thresholds is less than the first threshold and can be configured to capture secondary threshold defects during inspection. This enables sampling on both sides of the threshold to allow the classification boundary to be changed in both directions. This technology offers several advantages. It provides a fast rate of return estimator. Generally, the estimation of the rate of return is an expensive and / or imprecise task. A user must sample a large number of defects from an obstructing cell, review them using a tool (eg, a SEM tool), classify them, and try to provide an estimate of the number of DOIs in the obstructing cell. This method is not feasible most of the time because of the large number of defects in the DOI bin. The embodiments disclosed herein do not require any samples, which makes them extremely fast. A faster estimate of the nuisance is also provided. Usually to estimate the nuisance rate, the user randomly samples from the DOI bin and then SEM inspects them and classifies them. The techniques disclosed herein can be used to remove this extra time for sampling, SEM review and classification. The estimation of the ROC curve across the wafer can be a useful tool for semiconductor manufacturers to tune recipes and identify the best conditions for inspection to give the desired output. The disclosed technique also provides one of the detection methods for shadowing effects. Identifies the inseparable part of the distribution in the data. This phenomenon usually occurs due to errors during manual labeling, poor SEM image quality, or lack of strong features. FIG. 9 is a block diagram of a system 200 for detecting defects of interest in a plurality of wafers. The system 200 includes a wafer inspection tool 201, an image data acquisition system 204, a central storage medium 203, and a processor 202. The image data acquisition system 204 may be a SEM viewing tool. The wafer inspection tool 201 may be a BBP inspection tool, which may be configured to perform a thermal scan to capture inspection results. The wafer inspection tool 201 may also be an LS tool or an unpatterned wafer surface inspection system, such as Surfscan SPx manufactured by KLA-Tencor Corporation. The central storage medium 203 is configured to store a plurality of classified inspection results and an initial defect classifier. The processor 202 is in electronic communication with the central storage medium 203, the wafer inspection tool 201, and the image data acquisition system 204. The processor 202 is configured to execute instructions of a inspection engine, a sampling engine, and a tuning engine. The inspection engine instructs the processor to receive an inspection result of a first wafer from the wafer inspection tool. The sampling engine instructs the processor: retrieve the initial defect classifier from the central storage medium; filter the inspection results based on the initial defect classifier; and review the first from the image data acquisition system based on the filtered inspection results The location of interest on the wafer; classifying the filtered inspection results based on the initial defect classifier; storing the classified filtered inspection results in the central storage medium; and based on the classified experiences The filtering inspection results identify the defects of interest in the first wafer. The tuning engine instructs the processor to update the initial defect classifier based on the classified results stored in the central storage medium. For each remaining wafer, the inspection engine instructs the processor to receive the next wafer inspection result from the wafer inspection tool. The sampling engine instructs the processor: to filter the inspection results based on the initial defect classifier; to use the image data acquisition system to sample and view the location of interest on the next wafer based on the filtered inspection results and historical analysis; based on the inspected location on the next wafer Classify the filtered inspection results by attention; store the classified results in a central storage medium; use a processor to update the defect classifier based on the classified results stored in the central storage medium; and classify based on the next wafer The filtered inspection results identify defects of interest on the next wafer. For each remaining wafer, the tuning engine may instruct the processor to use the processor to update the defect classifier based on the classified results stored in the central storage medium. The sampling engine may instruct the processor to perform a filtering step based on the updated defect classifier. The number of results and wafers used to update the defect classifier can be determined by the algorithm and can be controlled by settings. These quantities may depend on usage and inspection. For research and development applications, only a few recent wafers can be used. In a more mature high-volume manufacturing process, training data can come from more wafers. It can be limited by time and information adequacy. The defect classifier can send the concerned defect data and obstruction data for retraining the defect classifier. The steps of identifying a defect of interest may include: approaching classification boundary sampling of one of the nearest defect classifiers; obtaining information about classifier stability based on fluctuations in the defect classifier; observing one of the classification boundaries moving; Defects of Predictive Motion Recognition are of interest. Observation-movement can be performed on some recent wafers. The inspection results or inspected locations of interest may be stored in the central storage medium 203, which may include a database. In a particular example, a central storage medium 203 may store the classified defects and the remainder of the inspection cluster. After adding each new data to the database, a tuning and analysis engine can operate on the stored data. A sampling engine can retrieve the nearest classifier from the central server to identify the most appropriate defect. This is achieved by one or more of the following techniques. First, the nearest classifier is used to sample the classification boundaries close to the model (as two sides of the boundary). Second, use classifier stability information obtained from recent classification fluctuations on the wafer. Third, guide most of the sample to the side of the classification boundary that is most likely to be in the direction of the boundary move. One embodiment relies only on a central storage medium and then uses the performance of the classifier and manual classification of defects for the remainder of the inspection. This configuration holds the classifier behind one wafer. Another embodiment adds the ability to update the model of the current wafer by performing sampling on the wafer defect inspection tool and then generating supplemental samples for central storage, which means that it also includes recent wafer conditions. Two examples are shown in FIGS. 10 and 11. In Figures 10 and 11, the use of one of the functions of a standard frustration filter is to hinder the DOI classifier to make the test run hotter. This reservation hinders defects on both sides of the DOI boundary for retraining. Stability information from historical analysis sampling settings and recent classifiers is used for sampling. Although the processor 202 and the central storage medium 203 are shown as separate, these may be part of the same control unit. Both the processor 202 and the central storage medium 203 may be part of the wafer inspection tool 201 or the image data acquisition system 204 or another device. In an example, the processor 202 may be an independent control unit or a centralized quality control unit. Multiple processors 202 and / or central storage media 203 may be used. For example, three processors 202 may be used for the inspection engine, the sampling engine, and the tuning engine. The processor 202 may be implemented in practice by any combination of hardware, software, and firmware. Likewise, its functions as described herein may be performed by a unit, or divided between different components, each of which may then be implemented by any combination of hardware, software, and firmware. The code or instructions for the processor 202 to implement various methods and functions may be stored in a controller-readable storage medium (such as one of the central storage medium 203 or other memory). The processor 202 and the central storage medium 203 may be coupled to the components of the system 200 in any suitable manner (eg, via one or more transmission media, which may include wired and / or wireless transmission media) such that the processor 202 and the central storage medium 203 may receive output generated by the system 200. The processor 202 may be configured to use the output to perform several functions. The processor 202 and the central storage medium 203, (some) other systems, or (some) other subsystems described herein may be part of various systems, including a personal computer system, an image computer, a host computer system, a workstation, a network device, the Internet Network equipment or other devices. The subsystem (s) or system (s) may also include any suitable processor known in the art, such as a parallel processor. In addition, the subsystem (s) or system (s) may include a platform with high-speed processing and software as a stand-alone or networked tool. If the system includes more than one subsystem, different subsystems can be coupled to each other so that images, data, information, instructions, etc. can be sent between the subsystems. For example, a subsystem may be coupled to additional subsystem (s) by any suitable transmission medium, which may include any suitable wired and / or wireless transmission medium known in the art. Two or more of these subsystems can also be effectively coupled via a shared computer-readable storage medium (not shown). An additional embodiment relates to a non-transitory computer-readable medium that stores program instructions executable on a controller for performing a computer-implemented method according to one of the embodiments disclosed herein. In particular, the processor 202 may be coupled to one of a central storage medium 203 or other electronic data storage medium having a non-transitory computer-readable medium containing program instructions executable on the processor 202. A computer-implemented method may include any step (s) of any method (s) described herein. For example, the processor 202 may be programmed to perform some or all of the steps of FIG. 8. The memory in the central storage medium 203 or other electronic data storage medium may be a storage medium, such as a magnetic or optical disk, a magnetic tape, or any other suitable non-transitory computer-readable medium known in the art. Program instructions may be implemented in any of a variety of ways, including, in particular, program-based technology, component-based technology, and / or object-oriented technology. For example, program instructions may be implemented using ActiveX controls, C ++ objects, JavaBeans, Microsoft Foundation Classes (MFC), SSE (Streaming SIMD Extension), or other technologies as needed. Each of the steps of the method may be performed as described herein. The method may also include any other step (s) that may be performed by the controller and / or computer subsystem (s) or system (s) described herein. The steps may be performed by one or more computer systems, which may be configured according to any of the embodiments described herein. In addition, the methods described above may be performed by any of the system embodiments described herein. Although the invention has been described with respect to one or more specific embodiments, it will be understood that other embodiments of the invention can be made without departing from the spirit and scope of the invention. Therefore, the present invention is deemed to be limited only by the scope of patent application of the accompanying invention and its reasonable interpretation.

100‧‧‧方法100‧‧‧ Method

101‧‧‧步驟101‧‧‧ steps

102‧‧‧步驟102‧‧‧step

103‧‧‧步驟103‧‧‧step

104‧‧‧步驟104‧‧‧step

105‧‧‧步驟105‧‧‧ steps

106‧‧‧步驟106‧‧‧ steps

107‧‧‧步驟107‧‧‧ steps

108‧‧‧步驟108‧‧‧ steps

109‧‧‧步驟109‧‧‧step

110‧‧‧步驟110‧‧‧step

111‧‧‧步驟111‧‧‧ steps

112‧‧‧步驟112‧‧‧step

113‧‧‧步驟113‧‧‧step

200‧‧‧系統200‧‧‧ system

201‧‧‧晶圓檢驗工具201‧‧‧ Wafer Inspection Tools

202‧‧‧處理器202‧‧‧Processor

203‧‧‧中心儲存媒體203‧‧‧Center Storage Media

204‧‧‧影像資料獲取系統204‧‧‧Image data acquisition system

為更完全理解對本發明之性質及目的,應參考結合附圖進行之以下實施方式,其中: 圖1包含先前技術之流程圖(a)及(b); 圖2分別包含一回報率對比切割線曲線之圖表(a)、一妨害率對比切割線曲線之圖表(b)及一回報率對比妨害率曲線之圖表(c); 圖3包含分佈(a)、(b)及(c); 圖4包含分佈(a)及(b); 圖5係根據本發明之一陰影偵測演算法之一實施例之一流程圖; 圖6包含針對一一般晶圓(a)及一經遮蔽晶圓(b)之精確度對比集區中之缺陷之數量之圖表; 圖7係根據本發明之一診斷模型之一實施例之一流程圖; 圖8係根據本發明之一實施例之一流程圖; 圖9係根據本發明之一系統之一方塊圖; 圖10係根據本發明之具有動態取樣及穩定性分析之一動態分類器之一圖;及 圖11係根據本發明之具有動態取樣及穩定性分析之一靜態分類器之一圖。For a more complete understanding of the nature and purpose of the present invention, reference should be made to the following implementations in conjunction with the drawings, where: Figure 1 contains the prior art flowcharts (a) and (b); Figure 2 contains a return versus cutting line, respectively Graph (a) of the curve, graph (b) of a nuisance ratio versus cutting line curve, and (c) of a ROI curve (c); Figure 3 contains distributions (a), (b), and (c); 4 includes distributions (a) and (b); Figure 5 is a flowchart of an embodiment of a shadow detection algorithm according to the present invention; Figure 6 includes a general wafer (a) and a masked wafer ( b) a graph of accuracy versus the number of defects in the pool; Figure 7 is a flowchart of an embodiment of a diagnostic model according to the present invention; Figure 8 is a flowchart of an embodiment of the present invention; FIG. 9 is a block diagram of a system according to the present invention; FIG. 10 is a diagram of a dynamic classifier with dynamic sampling and stability analysis according to the present invention; and FIG. 11 is a diagram of dynamic sampling and stability according to the present invention. A graph of static classifiers for sexual analysis.

Claims (18)

一種用於偵測複數個晶圓中之受關注缺陷之系統,其包括: 一中心儲存媒體,其經組態以儲存複數個經分類檢驗結果及一初始缺陷分類器; 一晶圓檢驗工具; 一影像資料獲取系統;及 一處理器,其與該中心儲存媒體、該晶圓檢驗工具及該影像資料獲取系統電子通信,該處理器經組態以執行以下指令: 一檢驗引擎,其指示該處理器: 自該晶圓檢驗工具接收一第一晶圓之檢驗結果; 一取樣引擎,其指示該處理器: 自該中心儲存媒體擷取該初始缺陷分類器; 基於該初始缺陷分類器過濾該等檢驗結果; 基於該等經過濾檢驗結果自該影像資料獲取系統檢視該第一晶圓上之受關注位置; 基於該初始缺陷分類器對該等經過濾檢驗結果進行分類; 將該等經分類之經過濾檢驗結果儲存於該中心儲存媒體中;及 基於該等經分類之經過濾檢驗結果識別該第一晶圓中之受關注缺陷; 一調諧引擎,其指示該處理器: 基於儲存於該中心儲存媒體中之該等經分類之經過濾檢驗結果更新該初始缺陷分類器; 其中針對各剩餘晶圓: 該檢驗引擎指示該處理器: 自該晶圓檢驗工具接收一下一晶圓之檢驗結果; 該取樣引擎指示該處理器: 基於該初始缺陷分類器過濾該下一晶圓之該等檢驗結果; 基於該下一晶圓之該等經過濾檢驗結果及歷史分析取樣使用該影像資料獲取系統檢視該下一晶圓上之受關注位置; 基於該下一晶圓上之該等經檢視之受關注位置對該下一晶圓之該等經過濾檢驗結果進行分類; 將該下一晶圓之該等經分類之經過濾檢驗結果儲存於該中心儲存媒體中; 基於儲存於該中心儲存媒體中之該下一晶圓之該等經分類之經過濾檢驗結果使用該處理器更新該缺陷分類器;及 基於該下一晶圓之該等經分類之經過濾檢驗結果識別該下一晶圓中之受關注缺陷。A system for detecting defects of interest in a plurality of wafers, comprising: a central storage medium configured to store a plurality of classified inspection results and an initial defect classifier; a wafer inspection tool; An image data acquisition system; and a processor in electronic communication with the central storage medium, the wafer inspection tool, and the image data acquisition system, the processor is configured to execute the following instructions: an inspection engine that instructs the A processor: receiving an inspection result of a first wafer from the wafer inspection tool; a sampling engine instructing the processor: retrieving the initial defect classifier from the central storage medium; filtering the initial defect classifier based on the initial defect classifier Waiting for inspection results; inspecting the location of interest on the first wafer from the image data acquisition system based on the filtered inspection results; classifying the filtered inspection results based on the initial defect classifier; classifying the filtered inspection results The filtered inspection results are stored in the central storage medium; and the first wafer is identified based on the classified filtered inspection results A defect of interest; a tuning engine instructing the processor: updating the initial defect classifier based on the classified filtered inspection results stored in the central storage medium; wherein for each remaining wafer: the inspection The engine instructs the processor: to receive the inspection result of the next wafer from the wafer inspection tool; the sampling engine instructs the processor: to filter the inspection results of the next wafer based on the initial defect classifier; The filtered inspection results and historical analysis samples of a wafer use the image data acquisition system to check the position of interest on the next wafer; based on the viewed positions of interest on the next wafer, Sort the filtered inspection results of the next wafer; store the sorted filtered inspection results of the next wafer in the central storage medium; based on the next stored in the central storage medium The classified filtered inspection results of the wafer using the processor to update the defect classifier; and the classified filtered based on the next wafer Test results to identify the focus of the next wafer defect by. 如請求項1之系統,其中針對該等剩餘晶圓之各者: 該調諧引擎指示該處理器: 基於儲存於該中心儲存媒體中之該下一晶圓之該等經分類之經過濾檢驗結果使用該處理器更新該缺陷分類器; 其中該取樣引擎指示該處理器基於該經更新缺陷分類器執行該等過濾步驟。If the system of claim 1, wherein for each of the remaining wafers: the tuning engine instructs the processor: based on the classified filtered inspection results of the next wafer stored in the central storage medium The processor is used to update the defect classifier; wherein the sampling engine instructs the processor to perform the filtering steps based on the updated defect classifier. 如請求項1之系統,其中該影像資料獲取系統係一SEM檢視工具。The system of claim 1, wherein the image data acquisition system is a SEM inspection tool. 如請求項1之系統,其中該晶圓檢驗工具執行一熱掃描以捕捉檢驗結果。The system of claim 1, wherein the wafer inspection tool performs a thermal scan to capture inspection results. 如請求項1之系統,其中該缺陷分類器發送受關注缺陷資料及妨害資料以用於重新訓練該缺陷分類器。The system of claim 1, wherein the defect classifier sends the defect information of interest and the obstruction data for retraining the defect classifier. 如請求項1之系統,其中識別受關注缺陷之該步驟包括: 接近一最近缺陷分類器之一分類邊界取樣; 基於該缺陷分類器中之波動獲得關於分類器穩定性之資訊; 觀察該分類邊界中之一移動;及 基於該分類邊界中之經預測移動識別該等受關注缺陷。If the system of claim 1, wherein the step of identifying the defect of interest includes: approaching classification boundary sampling of one of the nearest defect classifiers; obtaining information about classifier stability based on fluctuations in the defect classifier; observing the classification boundary One of the movements; and identifying the defects of interest based on predicted movements in the classification boundary. 如請求項1之系統,其進一步包括將該等檢驗結果或經檢視之受關注位置儲存於該中心儲存媒體中。If the system of item 1 is requested, it further comprises storing the inspection results or the viewed positions of interest in the central storage medium. 如請求項1之系統,其中該晶圓檢驗工具係一寬頻帶電漿檢驗工具。The system of claim 1, wherein the wafer inspection tool is a broadband plasma inspection tool. 一種用於識別複數個晶圓中之受關注缺陷之方法,其包括: 在一處理器處自一晶圓檢驗工具接收一第一晶圓之檢驗結果; 使用該處理器基於一初始缺陷分類器過濾該等檢驗結果; 基於該等經過濾檢驗結果使用一影像資料獲取系統檢視該第一晶圓上之受關注位置; 基於該第一晶圓上之該等經檢視之受關注位置使用該處理器對該等經過濾檢驗結果進行分類; 將該等經分類之經過濾檢驗結果儲存於一中心儲存媒體中; 基於該等經分類之經過濾檢驗結果識別該第一晶圓中之受關注缺陷;及 針對各剩餘晶圓: 在該處理器處自該晶圓檢驗工具接收一下一晶圓之檢驗結果; 使用該處理器基於該初始缺陷分類器過濾該等檢驗結果; 基於該下一晶圓之該等經過濾檢驗結果及歷史分析取樣使用該影像資料獲取系統檢視該下一晶圓上之受關注位置; 基於該下一晶圓上之該等經檢視之受關注位置使用該處理器對該下一晶圓之該等經過濾檢驗結果進行分類; 將該下一晶圓之該等經分類之經過濾檢驗結果儲存於該中心儲存媒體中; 基於儲存於該中心儲存媒體中之該下一晶圓之該等經分類之經過濾檢驗結果使用該處理器更新該缺陷分類器;及 基於該下一晶圓之該等經分類之經過濾檢驗結果識別該下一晶圓中之受關注缺陷。A method for identifying a defect of interest in a plurality of wafers, comprising: receiving an inspection result of a first wafer from a wafer inspection tool at a processor; using the processor based on an initial defect classifier Filtering the inspection results; using an image data acquisition system to inspect the location of interest on the first wafer based on the filtered inspection results; using the process based on the inspected locations of interest on the first wafer The device classifies the filtered inspection results; stores the classified filtered inspection results in a central storage medium; identifies the defect of interest in the first wafer based on the classified filtered inspection results And for each remaining wafer: receiving the next wafer inspection results from the wafer inspection tool at the processor; using the processor to filter the inspection results based on the initial defect classifier; based on the next wafer The filtered inspection results and historical analysis samples use the image data acquisition system to view the location of interest on the next wafer; based on the next wafer The inspected positions of interest above use the processor to classify the filtered inspection results of the next wafer; store the classified filtered inspection results of the next wafer in the center In the storage medium; using the processor to update the defect classifier based on the sorted filtered inspection results of the next wafer stored in the central storage medium; and the sorted based on the next wafer The filtered inspection results identify the defects of interest in the next wafer. 如請求項9之方法,其中該影像資料獲取系統係一SEM檢視工具。The method of claim 9, wherein the image data acquisition system is a SEM inspection tool. 如請求項9之方法,其中該晶圓檢驗工具執行一熱掃描以捕捉檢驗結果。The method of claim 9, wherein the wafer inspection tool performs a thermal scan to capture inspection results. 如請求項9之方法,其中該缺陷分類器發送受關注缺陷資料及妨害資料以用於重新訓練該缺陷分類器。The method of claim 9, wherein the defect classifier sends the defect information of interest and the obstruction data for retraining the defect classifier. 如請求項9之方法,其中識別受關注缺陷之該步驟包括: 接近一最近缺陷分類器之一分類邊界取樣; 基於該缺陷分類器中之波動獲得關於分類器穩定性之資訊; 觀察該分類邊界中之一移動;及 基於該分類邊界中之經預測移動識別該等受關注缺陷。The method of claim 9, wherein the step of identifying the defect of interest includes: approaching classification boundary sampling of one of the nearest defect classifiers; obtaining information about classifier stability based on fluctuations in the defect classifier; observing the classification boundary One of the movements; and identifying the defects of interest based on predicted movements in the classification boundary. 如請求項9之方法,其進一步包括,針對該等剩餘晶圓之各者: 基於儲存於該中心儲存媒體中之該下一晶圓之該等經分類之經過濾檢驗結果使用該處理器更新該缺陷分類器; 其中基於經更新缺陷分類器執行該過濾步驟。The method of claim 9, further comprising, for each of the remaining wafers: using the processor to update based on the classified filtered inspection results of the next wafer stored in the central storage medium The defect classifier; wherein the filtering step is performed based on the updated defect classifier. 如請求項9之方法,其進一步包括將該等檢驗結果或經檢視之受關注位置儲存於該中心儲存媒體中。If the method of item 9 is requested, it further comprises storing the inspection results or the viewed positions of interest in the central storage medium. 如請求項9之方法,其中該晶圓檢驗工具係一寬頻帶電漿檢驗工具。The method of claim 9, wherein the wafer inspection tool is a broadband plasma inspection tool. 如請求項9之方法,其中基於儲存於該中心儲存媒體中之該等經分類之經過濾檢驗結果更新該初始缺陷分類器之該步驟包括: 基於一經計算訓練混淆矩陣估計一回報率,其中該經計算訓練混淆矩陣係基於儲存於該中心儲存媒體中之該下一晶圓之該等經分類之經過濾檢驗結果;及 基於該中心儲存媒體中之該缺陷分類器、該下一晶圓之該等經分類之經過濾檢驗結果及該經估計之回報率估計一妨害率。The method of claim 9, wherein the step of updating the initial defect classifier based on the classified filtered inspection results stored in the central storage medium includes: estimating a rate of return based on a calculated training confusion matrix, wherein the The calculated training confusion matrix is based on the classified filtered inspection results of the next wafer stored in the central storage medium; and based on the defect classifier, the next wafer in the central storage medium The classified filtered inspection results and the estimated rate of return estimate an obstruction rate. 如請求項9之方法,其中該等經過濾檢驗結果具有與該等經過濾檢驗結果相關聯之至少兩個臨限值,其中該至少兩個臨限值之一第一者係針對用於監測程序及缺陷之一檢驗,且其中該至少兩個臨限值之一第二者小於該第一臨限值且經組態以在檢驗期間捕捉次臨限缺陷。The method of claim 9, wherein the filtered inspection results have at least two thresholds associated with the filtered inspection results, and one of the at least two thresholds is targeted for monitoring One of the procedures and defects is inspected, and one of the at least two thresholds is less than the first threshold and is configured to capture a sub-threshold defect during the inspection.
TW107100714A 2017-01-10 2018-01-09 Diagnostic methods for the classifiers and the defects captured by optical tools TWI755468B (en)

Applications Claiming Priority (10)

Application Number Priority Date Filing Date Title
US201762444694P 2017-01-10 2017-01-10
US62/444,694 2017-01-10
IN201741004615 2017-02-08
IN201741004615 2017-02-08
US201762475030P 2017-03-22 2017-03-22
US62/475,030 2017-03-22
US201762581378P 2017-11-03 2017-11-03
US62/581,378 2017-11-03
US15/835,399 US11237119B2 (en) 2017-01-10 2017-12-07 Diagnostic methods for the classifiers and the defects captured by optical tools
US15/835,399 2017-12-07

Publications (2)

Publication Number Publication Date
TW201830334A true TW201830334A (en) 2018-08-16
TWI755468B TWI755468B (en) 2022-02-21

Family

ID=62840218

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107100714A TWI755468B (en) 2017-01-10 2018-01-09 Diagnostic methods for the classifiers and the defects captured by optical tools

Country Status (3)

Country Link
KR (1) KR102557181B1 (en)
TW (1) TWI755468B (en)
WO (1) WO2018132321A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11010885B2 (en) * 2018-12-18 2021-05-18 Kla Corporation Optical-mode selection for multi-mode semiconductor inspection
US11379969B2 (en) * 2019-08-01 2022-07-05 Kla Corporation Method for process monitoring with optical inspections
DE102020107779A1 (en) * 2020-03-20 2021-09-23 Schaeffler Technologies AG & Co. KG Method and test system for testing a bipolar plate of a fuel cell
CN115951619B (en) * 2023-03-09 2023-05-23 山东拓新电气有限公司 Development machine remote intelligent control system based on artificial intelligence

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6256093B1 (en) * 1998-06-25 2001-07-03 Applied Materials, Inc. On-the-fly automatic defect classification for substrates using signal attributes
US7020536B2 (en) * 2004-02-06 2006-03-28 Powerchip Semiconductor Corp. Method of building a defect database
US8126255B2 (en) * 2007-09-20 2012-02-28 Kla-Tencor Corp. Systems and methods for creating persistent data for a wafer and for using persistent data for inspection-related functions
JP5537282B2 (en) * 2009-09-28 2014-07-02 株式会社日立ハイテクノロジーズ Defect inspection apparatus and defect inspection method
US9053390B2 (en) * 2012-08-14 2015-06-09 Kla-Tencor Corporation Automated inspection scenario generation
US9430743B2 (en) * 2014-03-06 2016-08-30 Kla-Tencor Corp. Composite defect classifier
US9835566B2 (en) * 2015-03-03 2017-12-05 Kla-Tencor Corp. Adaptive nuisance filter

Also Published As

Publication number Publication date
KR102557181B1 (en) 2023-07-18
TWI755468B (en) 2022-02-21
WO2018132321A1 (en) 2018-07-19
KR20190098271A (en) 2019-08-21

Similar Documents

Publication Publication Date Title
US11237119B2 (en) Diagnostic methods for the classifiers and the defects captured by optical tools
KR102083706B1 (en) Adaptive sampling for semiconductor inspection recipe creation, defect review, and metrology
CN109598698B (en) System, method, and non-transitory computer readable medium for classifying a plurality of items
TWI706376B (en) Systems, methods and non-transitory computer-readable storage media for defect detection
TWI571946B (en) Iterative defect filtering process
TWI767826B (en) Methods and systems for defect inspection and review
JP2018128468A (en) Optimization of unknown defect rejection for automatic defect classification
TWI755468B (en) Diagnostic methods for the classifiers and the defects captured by optical tools
CN113095438B (en) Wafer defect classification method, device and system thereof, electronic equipment and storage medium
EP1061571A2 (en) Adaptative method and apparatus for automatically classifying surface defects
TW201915770A (en) Method of classifying defects in a semiconductor specimen and system thereof
US11592400B2 (en) System, method and computer program product for object examination
US20090252403A1 (en) Method and its apparatus for reviewing defects
CN112805719A (en) Classifying defects in semiconductor samples
US10937706B2 (en) Method of examining defects in a semiconductor specimen and system thereof
TWI772735B (en) Method of classifying defects in a semiconductor specimen and system thereof
KR20220143644A (en) Determination of defect locations for inspection of specimens
US20230411224A1 (en) System and method for detecting defects on a wafer and related non-transitory computer-readable medium
TW202240637A (en) Data-driven prediction and identification of failure modes based on wafer-level analysis and root cause analysis for semiconductor processing
Carlson et al. Use of wafer backside inspection and SPR to address systemic tool and process issues