TW201217979A - employing single PCI slot on computer motherboard to be expanded with multiple PCI devices - Google Patents

employing single PCI slot on computer motherboard to be expanded with multiple PCI devices Download PDF

Info

Publication number
TW201217979A
TW201217979A TW99135405A TW99135405A TW201217979A TW 201217979 A TW201217979 A TW 201217979A TW 99135405 A TW99135405 A TW 99135405A TW 99135405 A TW99135405 A TW 99135405A TW 201217979 A TW201217979 A TW 201217979A
Authority
TW
Taiwan
Prior art keywords
pci
asynchronous
interface
synchronous
expansion module
Prior art date
Application number
TW99135405A
Other languages
Chinese (zh)
Other versions
TWI497308B (en
Inventor
ming-zheng Lin
Original Assignee
Sunix Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sunix Co Ltd filed Critical Sunix Co Ltd
Priority to TW99135405A priority Critical patent/TW201217979A/en
Publication of TW201217979A publication Critical patent/TW201217979A/en
Application granted granted Critical
Publication of TWI497308B publication Critical patent/TWI497308B/zh

Links

Landscapes

  • Bus Control (AREA)

Abstract

The present invention relates to a PCI adapter card of an asynchronous expansion system compatible with PCI interface. The asynchronous expansion system comprises a PCI adapter card and a plurality of asynchronous expansion modules. The PCI adapter card comprises a PCI controller that has been set as a multifunctional device, an asynchronous interface controller, and an asynchronous interface. Each of the plurality of asynchronous expansion modules comprises a first and a second asynchronous interface, which are in serial connection with each other, and the first asynchronous interface is electrically connected to the asynchronous interface of the PCI adapter card, such that the PCI controller can set the number for each asynchronous expansion module, and obtains the resource setting of each asynchronous expansion module through the asynchronous interface controller, and allocates the corresponding address resource based on the resource setting of each asynchronous expansion module. Therefore, during a scanning process of the operating system, the corresponding PCI configuration space can be allocated to the corresponding asynchronous expansion module to allow the PCI controller to successfully execute the signal conversion procedure.

Description

201217979 六、發明說明: 【發明所屬之技術領域】 本發明係關於一種PC丨擴充介面,尤指一種相容於pci 介面之非同步擴充系統的PC丨轉接卡。 【先刖技術】 隨著電腦科技發展日新月異,電腦週邊與介面技術亦 快速跟著演進,自早期的X17AT電腦用的丨SA介面、丨SA 癱介面發展至現今具有隨插即用及高頻寬之PCI介面。 一般來說,電腦主機板的PCI本地匯流排具有高可擴 充性,最咼支援256個匯流排,各個匯流排又可連接多個 PCI裝置;再者’又各個pci裝置更可支援8個pc丨功能 (Functions) ’簡言之’ pci裝置可透過設定被電腦視為8 個有效的PCI裝置;其中設定方式為,PC丨裝置提供二種 類型的設定功能,其一為單功能pc丨裝置(Sjgna| Functj〇n 鲁 Device);另一種為多功能PC丨裝置(Muti-Function Device)。是以,若電腦主機板上提供夠多的pc丨插槽,則 可支援相當多的PCI裝置。 然而’對於部份特殊應用電腦,礙於原始規劃之故而 僅能提少單一PCI插槽,但在應用發展後期必須連接更多 PC丨裝置,則必須汰換整組電腦,或者請有關業者開發多合 一 PC丨裝置’唯後者成本又較更換整組電腦更高而且開 發時程又長,因此目前確實存在電腦主機板之ρα插槽不 足,部必須連接更多pC丨裝置,而令現有電腦主機面臨被 汰換之窘境。201217979 VI. Description of the Invention: [Technical Field] The present invention relates to a PC丨 expansion interface, and more particularly to a PC丨 adapter card compatible with a non-synchronous expansion system of a pci interface. [First-hand technology] With the rapid development of computer technology, the computer peripheral and interface technologies have also evolved rapidly. From the early 17SA interface and 丨SA interface of the X17AT computer to the PCI interface with plug-and-play and high-bandwidth. . In general, the PCI local busbar of the computer motherboard has high scalability, and finally supports 256 busbars, and each busbar can be connected to multiple PCI devices; in addition, each pci device can support 8 pcs. FFunctions 'In short' the pci device can be regarded as 8 valid PCI devices by the computer; the setting method is that the PC device provides two types of setting functions, one of which is a single-function pc device. (Sjgna| Functj〇n Lu Device); the other is a multi-function PC device (Muti-Function Device). Therefore, if there are enough pc ports in the computer motherboard, a considerable number of PCI devices can be supported. However, for some special application computers, only a single PCI slot can be reduced due to the original planning. However, if more PC devices need to be connected later in the application development, the entire computer must be replaced or the relevant developers should be developed. The all-in-one PC 丨 device's cost is higher than the replacement of the entire group of computers and the development time is long. Therefore, there is currently a shortage of the ρα slot of the computer motherboard, and the department must connect more pC devices, so that the existing The computer host faces the dilemma of being replaced.

[SJ 3 201217979 【發明内容】 有鑑於上述現有技術缺陷,本發明主要目的係提供一 種相容於PCI介面之非同步擴充系統,只需電腦主機板其中 一 PIC插槽,即可擴充數個相容於PC丨裝置之非同步擴充模 組,如此一來電腦硬體及其作業系統均可不必更換或更新。 欲達上述目的所使用之主要技術手段係令該相容於PCI 介面之非同步擴充系統的PCI轉接卡,其中該非同步擴充 _系統包含有複數非同步擴充模組,各同步擴充模組包含有一 第一及第二非同步介面,以相互串接;而該PC丨轉接卡係包 含有一已設定為多功能裝置的PC丨控制器、一非同步介面 控制器'一 PC丨介面及一非同步介面;其中該PC丨控制器 係電連接至該非同步介面控制器及該PC丨介面,並内建有 一擴充編號程序及一訊號轉換程序;又該非同步介面係電 連接至該非同步介面控制器,而PC丨介面係供插接至電腦 主機板上的PCI介面。 S] •由上述可知,本發明係主要設計一種PCI轉接卡,將 串接非同步擴充模組的第一非同步介面電連接至該PCI轉 接卡之非同步介面,使該PC丨控制器對串接的各非同步擴充 模、'且進行擴充編號程序,再透過非同步介面控制器取得各非 同步擴充模組的資源設定,依各非同步擴充模組的資源設定 分配對應的位址資源;是以,將PC丨轉接卡供插設至電腦主 機板上的一 PC丨插槽,將其設定為多功能裝置,即可對串 接的各非同步擴充模組進行編號及位址資源設定完成,令 電腦主機開機後作業系統開始掃描時,能夠將對應PCI組 4 201217979 態空間分配予對應非同步擴充模組,讓電腦作業系統可視 該些非同步擴充模組為有效的PCI裝置,實現僅利用電腦 主機板單一 PCI插槽’可擴增更多的pci裝置的目的。 【實施方式】 首先請參閱圖1及圖2所示,係採用本發明pci轉接 卡之非同步擴充系統一較佳實施例的系統架構圖,其包含 有: 擧 一 PCI轉接卡1〇,係包含有一已設定為多功能裝置的 PCI控制器11、一非同步介面控制器a、一 pc丨介面13 及一非同步介面14 ;其中該PCI控制器11係電連接至該 非同步;I面控制器12及該PCI介面13,並内建有一擴充 編號程序一資源分配程序及一訊號轉換程序;又該非同步 "面14係電連接至該非同步介面控制器12,而PCI介面 13係供插接至電腦主機板31上的PC丨插槽311 ,如圖8 所不;於本實施例中,該PCI控制器11設定為多功能裝置; 響及 [S] 複數非同步擴充模組2 〇,係對應八個p ◦丨組態空間 (FO〜F7),且各同步擴充模組2〇包含有一第一及第二非同 v ;丨面22、23,以相互串接’如圖9所示,再將串接非同 步擴充模組20的第一非同步介面22電連接至該pc丨轉接 ,:。之非同步介面14,令該pc丨控制器^先執行擴充編 號程序以分別對奉接的各非同步擴充模組20給予編號, 再透過非同步介面控制器12取得各非同步擴充模組20的 資源設定1各非同步擴充模组2〇的資源設定分配對應的 5 201217979 位址資源,令PC丨控制器11順利執行訊號轉換程序。 又,上述非同步介面14及各第—及第二非同步介面 22、23分別包含有複數位址埠、資料埠、讀取埠、寫入埠、 非同步擴充模組選擇埠、訊號確認埠、重置埠 , 里罝ί早、中斷訊號 埠及組態通道埠。 至於上述各非同步擴充模組2〇則包含有:[SJ 3 201217979] SUMMARY OF THE INVENTION In view of the above-mentioned prior art defects, the main object of the present invention is to provide a non-synchronous expansion system compatible with a PCI interface, which can expand a plurality of phases only by one PIC slot of a computer motherboard. The non-synchronous expansion module of the PC device can be used, so that the computer hardware and its operating system do not need to be replaced or updated. The main technical means for achieving the above purpose is to enable the PCI adapter card compatible with the non-synchronous expansion system of the PCI interface, wherein the asynchronous expansion system includes a plurality of asynchronous expansion modules, and each synchronization expansion module includes There is a first and second asynchronous interface to be connected in series; and the PC丨 adapter card includes a PC controller that has been set as a multi-function device, a non-synchronous interface controller, a PC interface, and a The non-synchronous interface is electrically connected to the non-synchronized interface controller and the PC interface, and has an extension numbering program and a signal conversion program; and the non-synchronous interface is electrically connected to the asynchronous interface control. The PC interface is plugged into the PCI interface on the computer motherboard. S] • It can be seen from the above that the present invention mainly designs a PCI adapter card, electrically connecting the first asynchronous interface of the serially connected asynchronous expansion module to the asynchronous interface of the PCI adapter card, so that the PC is controlled. The pair of connected asynchronous expansion modules, 'and the expansion numbering program, and then obtain the resource settings of each asynchronous expansion module through the non-synchronous interface controller, and allocate corresponding bits according to the resource settings of each asynchronous expansion module. Address resource; that is, the PC 丨 adapter card is inserted into a PC 丨 slot of the computer motherboard, and is set as a multi-function device, and the serially connected non-synchronous expansion modules can be numbered and After the address resource setting is completed, when the operating system starts scanning after the computer host is turned on, the corresponding PCI group 4 201217979 state space can be allocated to the corresponding non-synchronous expansion module, so that the computer operating system can view the non-synchronous expansion modules as effective. The PCI device realizes the purpose of augmenting more pci devices by using only a single PCI slot of the computer motherboard. [Embodiment] Referring first to FIG. 1 and FIG. 2, a system architecture diagram of a non-synchronous expansion system using a pci riser card of the present invention includes: a PCI adapter card. The PCI controller 11 is configured as a multi-function device, a non-synchronized interface controller a, a pc interface 13 and a non-synchronized interface 14; wherein the PCI controller 11 is electrically connected to the asynchronous; The surface controller 12 and the PCI interface 13 are provided with an extension numbering program, a resource allocation program and a signal conversion program. The non-synchronized "face 14 is electrically connected to the asynchronous interface controller 12, and the PCI interface 13 is In the embodiment, the PCI controller 11 is configured as a multi-function device; the [S] complex asynchronous expansion module is inserted into the PC slot 311 on the computer motherboard 31. 2 〇, corresponding to eight p ◦丨 configuration spaces (FO~F7), and each synchronous expansion module 2 〇 includes a first and second different v; 丨 22, 23, to be connected in series with each other As shown in FIG. 9, the first asynchronous interface 22 of the asynchronous expansion module 20 is connected in series. Shu adapter connected to the pc,:. The non-synchronous interface 14 is configured to perform the expansion numbering procedure to respectively assign the non-synchronous expansion modules 20 to be connected, and then obtain the asynchronous expansion modules 20 through the asynchronous interface controller 12. The resource setting 1 resource setting of each non-synchronous expansion module 2〇 allocates the corresponding 5 201217979 address resource, so that the PC 丨 controller 11 smoothly performs the signal conversion process. Moreover, the non-synchronized interface 14 and each of the second and second asynchronous interfaces 22 and 23 respectively include a plurality of addresses 埠, data 埠, read 埠, write 埠, asynchronous expansion module selection 埠, and signal confirmation 埠, reset 埠, 罝 罝 early, interrupt signal 埠 and configure channel 埠. As for the above non-synchronous expansion modules 2, the following includes:

複數串列埠25,係供具有串列埠外部裝置插接; 至少一並列埠26,係供具有並列埠外部裝置插接丨及 一串並列控制器21,係電連接第—及第二非同步介面 23、串列蟑25及並列蟑26 ’其中該串並列控制器2】 22 依據串列埠25及並列埠26數量,預設其資源設定,並於 =第-非同步介面22傳來pc丨轉接卡1()請求提供資源 叹疋時,透過第一非同步介面22將其預設的設定資料傳送 至PCI轉接卡1G;又該串並列控制器21係用以轉換串列 埠25及並列埠26與第一非同步介面22之間的訊號。 請配合參閱圖3至圖5所示,上述pc|控制器執行擴 充編號程序係包含以下步驟: 輸出-起始位元(STRAT BIT)予第一非同步擴充模組 S40 ; 連續輸出對第一非同步擴充模組所設定編號之三位元 (DATA BIT〇)S41 ; 輸出—起始位元(STRAT B丨丁)予下個非同步擴充模组 542 ; 連、Λ輸出對下個非同步擴充模組所設定編號之三位元 543 ;及 201217979 重覆前二步驟直到設定所有非同步擴充模組均 止 S44 ° 如圖3所示,由於複數非同步擴充模組⑽以第一及 二非同步介面22、23相互串接,再以第—非同步擴充模組 20的第-非同步介面22pc|轉接卡1〇之非同步介面η 連接,此時該PC,轉接卡10的非同步介面14之組態通訊 痒僅連接至該第-非同步擴充模組2()的組態通_,因此 如圖4所示,PC|轉接卡1〇發出第_起始位元,即觸發第 一非同步擴充模組2G之串並肋制器21的編號設定功 月巨,此時即開始計數並接& PC|轉接+ 1〇後續傳來三位元 的編號,並加以儲存;在此同時,由於pc丨轉接卡1〇必須 完成所有非同步擴充模組2G編號的設^,故第—非同步擴 充模組2G透過第二非同步介面23的組態通訊琿輸出觸發 訊號至該第二非同步擴充模組2〇的第-非同步介面22的 組態通訊蟑,令第二非同步擴充模組2〇的串並列控制器U 的編號設0力能’此時即開始計數並接收ρα轉接卡㈣ 續傳來三位元的編號’並加以儲存;同理該第二非同步 擴充模組20觸發第三非同步擴充模組2()進行編碼設定, 如此直到所有非同步擴充模組均完成編碼設定;如此一 來’ PCI轉接卡10即可獲知非同步擴充模組20數量,以 及各非同步擴充模組20回傳的資訊。 口月配口參閱圖6所不’係為該pc|控制器μ執行資源 分配程序係包含以下步驟: 輸出回覆貝源設定請求至各非同步擴充模組S5〇 ; 依各非同步擴充模組編號,判斷各非同步擴充模組回⑸ 7 201217979 覆其設定資料S51 ;及 依據各非同步擴充模組的設定資料,分配各非同步擴 充模組的位址資源S52。 當電腦開機執行作業系統時,會對PCI控制器進行掃 描,此時作業系統會先確認該pc丨控制器是否完成「擴充 編號程序」及「資源分配程序」,若判斷未完成則執行pc丨 Retry機制,等待pC丨控制器完成為止,待確完成後,電腦 作業系統會將對應PCI組態空間分配予對應非同步擴充模 _組。以下舉一實際例子說明組態空間分配的方式,首先令 各非同步擴充模组的串並列控制器係為一支援有四個串列 埠(如RS232)及一並列埠,因此可隨著不同的應用調整為單 單串列埠(1S)、二串列埠(2S)、四串列埠(4S)、一串列及並 列槔(1 S1 P)、二串列單並列埠(2S1 p)、四串列單並列埠 (4S1P)、單並列埠(1P)、四串列兼本地匯流排(4S + L〇ca丨Bus) 等8種基本工作模式。 當第一非同步擴充模組之串並列控制器包含有四個 PCI Bar(PCI BarO、PCI Bari、PCI Bar2、PCI Bar3),其The plurality of serial ports 埠25 are provided for interleaving with external devices; at least one parallel port 26 is provided for paralleling external device plugs and a series of parallel controllers 21, electrically connecting the first and second non- Synchronization interface 23, serial port 25 and parallel port 26 'where the string parallel controller 2] 22 presets its resource setting according to the number of serial port 埠 25 and parallel port 26, and transmits it to = first-non-synchronous interface 22 When the pc丨 riser card 1() requests to provide a resource sigh, the preset setting data is transmitted to the PCI adapter card 1G through the first asynchronous interface 22; and the serial parallel controller 21 is used to convert the serial埠25 and the signal between the parallel port 26 and the first asynchronous interface 22. Referring to FIG. 3 to FIG. 5, the pc|controller executing the extension numbering program includes the following steps: output-start bit (STRAT BIT) to the first asynchronous expansion module S40; continuous output pair first The non-synchronous expansion module sets the number of three digits (DATA BIT〇) S41; the output - the starting bit (STRAT B) to the next asynchronous expansion module 542; the connection, the output is the next asynchronous The three-digit number of the expansion module is set to 543; and 201217979 repeats the first two steps until all non-synchronous expansion modules are set to stop S44 ° as shown in Figure 3, because the multiple asynchronous expansion modules (10) are first and second. The non-synchronous interfaces 22 and 23 are connected in series with each other, and then connected to the non-synchronous interface η of the first-non-synchronous interface 22pc|the adapter card of the first asynchronous synchronization module 20, and the PC, the adapter card 10 The configuration communication iteration of the asynchronous interface 14 is only connected to the configuration of the first-asynchronous expansion module 2(), so as shown in FIG. 4, the PC|transfer card 1 sends the first start bit. That is, the string of the first asynchronous expansion module 2G is triggered and the number of the ribs 21 is set to be a large power. Counting and connecting & PC|Transfer + 1〇 followed by the three-digit number and stored; at the same time, since the pc丨 riser card must complete all non-synchronous expansion module 2G numbering ^ Therefore, the first-asynchronous expansion module 2G transmits the trigger signal to the configuration communication of the first asynchronous interface 22 of the second asynchronous expansion module 2 through the configuration communication of the second asynchronous interface 23, The number of the serial-parallel controller U of the second asynchronous expansion module 2 is set to 0, and the power can be 'started counting and receiving the ρα adapter card (4). The serial number of the three-digit transmission is transmitted and stored; The second asynchronous expansion module 20 triggers the third asynchronous expansion module 2 () to perform encoding setting, so that all the non-synchronous expansion modules complete the encoding setting; thus, the PCI adapter card 10 can be known to be asynchronous. The number of expansion modules 20 and the information returned by each non-synchronous expansion module 20. Referring to Figure 6 is not the same as the pc|controller μ execution resource allocation program includes the following steps: output replies to the source setting request to each asynchronous expansion module S5 〇; according to each asynchronous expansion module No., judge each asynchronous expansion module back (5) 7 201217979 to overset its setting data S51; and allocate the address resource S52 of each asynchronous expansion module according to the setting data of each asynchronous expansion module. When the computer is booting to execute the operating system, the PCI controller will be scanned. At this time, the operating system will first confirm whether the PC controller completes the "extension numbering program" and the "resource allocation program". If the judgment is not completed, execute pc丨The Retry mechanism waits for the pC丨 controller to complete. After the completion of the operation, the computer operating system allocates the corresponding PCI configuration space to the corresponding non-synchronous expansion mode group. The following is a practical example to illustrate the way of configuring the space allocation. First, the serial-parallel controller of each non-synchronous expansion module is supported by four serial ports (such as RS232) and a parallel port, so it can be different. The application is adjusted to single serial 埠 (1S), two serial 埠 (2S), four serial 埠 (4S), one series and parallel 槔 (1 S1 P), two serial single 并 (2S1 p) There are eight basic working modes, such as four-string single-parallel (4S1P), single-parallel (1P), four-string and local bus (4S + L〇ca丨Bus). When the serial parallel controller of the first asynchronous expansion module includes four PCI Bars (PCI BarO, PCI Bari, PCI Bar2, PCI Bar3),

SI 中PCI BarO係對應到串列埠位址(rs232 Serial Port Base Address),最多共占用32個位址空間,位置空間大小根據 所設定的串列埠數量決定佔用空間,以單串列埠(彳s)來說, 其所佔位址空間為PCI Bar0 + 0x00至PCI Bar0 + 0x07 ;以 二串列璋(2S)來說貝佔 pci BarO + OxOO 至 PCI BarO + OxOf , 而三串列埠或4串列埠(3S、4S)佔PCI BarO + OxOO至PCI BarO+ 0x1 f ’如果設定成無串列模式時,即不開啟此gar, 亦即PCI轉卡獲知此設定時,即不會令作業系統對此Bar 8 201217979 分配資源。 至於該PC丨Bari則是對應序列埠基本位址(Parallel Port Base Address),其位址空間係佔 PCI Bar1+0x00 至 PCI Bar1+0x07,若對應本地滙流排基本位址(Local Bus Base Address)則其位址空間佔了 PCI BaM+ΟχΟΟ 至 PCI Bari +0xff。若設定為只有Serial Port的情況下(例如1 s、 2S、4S),不開啟此Bar,不對此Bar分配資源。 而PCI Bar2則是對應序列埠延伸基本位址(Para丨丨el • Port Extension Base Address),其位址空間佔了 ρ〇| Bar2 + 0x00至PCI Bar2 + 0x08。如果模式沒有設定在有串 列埠的清況下’意即是設定如1 S、2S、4S、4S + Local Bus 等情況下’即不開啟此Bar,不對此Bar分配資源。 至於PCI Bar3則是對應其功能/狀態基本位址(〇the「The PCI BarO in the SI corresponds to the rs232 Serial Port Base Address, which occupies a maximum of 32 address spaces. The size of the location space determines the occupied space according to the number of serial ports set.彳s), its address space is PCI Bar0 + 0x00 to PCI Bar0 + 0x07; in the case of two serials (2S), it accounts for pci BarO + OxOO to PCI BarO + OxOf, and three series 埠Or 4 series 埠 (3S, 4S) occupies PCI BarO + OxOO to PCI BarO + 0x1 f ' If it is set to no serial mode, the gar is not turned on, that is, when the PCI transfer card knows this setting, it will not cause The operating system allocates resources for this Bar 8 201217979. As for the PC 丨Bari, it is the corresponding Parallel Port Base Address, and its address space occupies PCI Bar1+0x00 to PCI Bar1+0x07, corresponding to the Local Bus Base Address. Its address space occupies PCI BaM+ΟχΟΟ to PCI Bari +0xff. If it is set to only Serial Port (for example, 1 s, 2S, 4S), this Bar is not turned on, and resources are not allocated to this Bar. PCI Bar2 is the corresponding port extension base address (Para丨丨el • Port Extension Base Address), and its address space occupies ρ〇| Bar2 + 0x00 to PCI Bar2 + 0x08. If the mode is not set in the case of a serial port, that is, if the setting is such as 1 S, 2S, 4S, 4S + Local Bus, etc., the Bar is not opened, and resources are not allocated to the Bar. As for PCI Bar3, it corresponds to its function/status basic address (〇the"

Function’Status Base Address),其位址空間佔了 ρ〇| Bar3 + Ox〇〇至pci Bar3 + 0x0f),此位址空間永遠有效並占 用固定的空間大小。 ® 因此’當串並列控制器的各PC丨Ba「依據其串列谭或 序列埠數量設定好模式,於PC丨轉接卡詢問時,即可將此 資源設定回報予pC丨轉接卡。 以下進一步說明該pC丨轉接卡之第一功能組態空間對 應第一非同步擴充模組設定其位址空間的方式,請參閱圖7 所不,係為第一功能組態空間位址對應第一非同步擴充組 也位址的對照表。當電腦作業系統分配給設定為多功能裝 置之pc丨轉接卡第一功能組態空間(Muitj_Functi〇n 〇)資源 為. 201217979Function’Status Base Address), whose address space occupies ρ〇| Bar3 + Ox〇〇 to pci Bar3 + 0x0f), this address space is always valid and takes up a fixed amount of space. ® Therefore, 'when the PC/Ba of the serial-parallel controller sets the mode according to the number of serial tandem or serial number, when the PC丨 adapter card asks, the resource setting can be returned to the pC丨 adapter card. The following further describes the manner in which the first functional configuration space of the pC丨 adapter card corresponds to the address space of the first asynchronous expansion module, as shown in FIG. 7 , which is the first function configuration space address corresponding to The first non-synchronous expansion group also has a comparison table of addresses. When the computer operating system is assigned to the pc 丨 adapter card set as the multi-function device, the first function configuration space (Muitj_Functi〇n 〇) resource is. 201217979

BarO · OxcOOO, 8 address location ;BarO · OxcOOO, 8 address location ;

Bari : 0xc400, 8/256 address location '»Bari : 0xc400, 8/256 address location '»

Bar2 : 0xc800, 8 address location ;及 Bar3 · OxdOOO,16address location。 令PCI轉接卡又自第一非同步擴充模組取得的資源設 定為係需要使用PCI BarO〜PCI Bar3,且BarO佔8個位址 空間、Bari佔8/256個位址空間、Bar2佔8個位址空間、 Bar3佔16個位址空間;因此,即將第一功能組態空間的 BarO〜3對應到第一非同步擴充模組的B|〇ck〇〜3。 以下謹進一步以第一非同步擴充模組說明作業系統如 何透過PC丨轉接卡對第一非同步擴充模組進行不同位址的 資料存取’意即該PCI轉接卡即執行訊號轉換程序。 以非同步擴充模組的串並列控制器調整為串列及並列 埠(1 S1 P)應用,該串列埠定址空間共佔8個位址空間、並 列埠基本位址之定址空間佔8位址空間、並列埠延伸基本 位址之定址空間佔8位址空間,其它則佔16位址空間,並 假設第一非同步擴充模組定址空間為〇χ〇〇至。如此 一來,當作業系統對0xc000〜0xc0007存取時’非同步^ ^ 位址槔會送出0x00~0x07的位址去存取Add「ess引〇{^ 〇 的資料;又當作業系統透過PC丨轉接卡對〇xc4〇〇至〇xc4〇7 存取時,非同步介面的位址埠會送出〇χ〇8 兴 王υχυ卜的位址 专存取第一非同步擴充模組的Β丨〇ck 1 ^ 〜貝抖,再者,若作 業系統對0xc800至〇XC8〇7存取時,非π半人 合…山人 子Τ #同步介面的位址埠 曰运出會送出0x10至0χ17的位址,去 香指, 存取第一非同步擴 充模組的Address Β丨ock 2的眘钮 上 rsi J貝科,當系統對 10 201217979Bar2 : 0xc800, 8 address location ; and Bar3 · OxdOOO, 16address location. The resources obtained by the PCI adapter card from the first asynchronous expansion module are set to use PCI BarO~PCI Bar3, and BarO occupies 8 address spaces, Bari occupies 8/256 address spaces, and Bar2 occupies 8 The address space and Bar3 occupy 16 address spaces; therefore, BarO~3 of the first function configuration space corresponds to B|〇ck〇~3 of the first asynchronous expansion module. In the following, the first asynchronous expansion module is used to explain how the operating system accesses the data of different addresses of the first asynchronous expansion module through the PC 丨 adapter card, that is, the PCI adapter card performs the signal conversion process. . The serial-parallel controller of the non-synchronous expansion module is adjusted to be a serial and parallel 埠(1 S1 P) application, and the serial 埠 address space occupies a total of 8 address spaces, and the address space of the parallel basic address occupies 8 bits. The address space, the parallel address of the extended basic address occupy the 8-bit address space, and the others occupy the 16-bit address space, and assume that the address space of the first asynchronous expansion module is 〇χ〇〇. In this way, when the operating system accesses 0xc000~0xc0007, the 'non-synchronized ^^ address 送 will send the address of 0x00~0x07 to access the data of Add "ess 〇 〇 ^ ^ ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; When the adapter card is accessed from xc4 to xc4〇7, the address of the non-synchronous interface will be sent out. 8 The address of the Xingwangbu is dedicated to access the first asynchronous expansion module.丨〇ck 1 ^ ~Bei shake, in addition, if the operating system accesses 0xc800 to 〇XC8〇7, non-π half-man...Shanrenzi Τ#The address of the synchronization interface埠曰 will send out 0x10 to 0χ17 address, go to the finger, access the first non-synchronous expansion module Address Β丨ock 2 caution button on rsi J Beko, when the system is 10 201217979

OxdOOO~〇xd〇〇F存取時,非同步介面的位址埠會送出會送 出0x18〜0x27的位址,去存取第一非同步擴充模組的When OxdOOO~〇xd〇〇F accesses, the address of the non-synchronous interface will send an address that will send 0x18~0x27 to access the first asynchronous expansion module.

Address Block 3 的資料。 由上述可知,本發明係主要設計一種非同步擴充模 組,其腳位較PC丨裝置為少,且採用非同步傳輸方式,且 可直接串接連接而不必加設緩衝器,如圖8所示,再配合 PC丨轉接卡1〇供插設至電腦30主機板31上的一 pc丨插槽 311將其6又疋為多功能裝置,並對串接的各非同步擴充模 ® "且元成擴充編號程序及資源分配程序後,而於電腦30開機 後作業系統掃描時,電腦能將對應pc丨組態空間分配予各 非同步擴充模組,讓電腦30作業系統可視該些非同步擴充 杈組為有效的PCI裝置,實現僅利用電腦主機板單一 PCI 插槽’可擴增更多的PCI裝置。 【圖式簡單說明】 鲁圖1 :係本發明一非同步擴充系統之系統架構圖。 圖2:係本發明非同步擴充系統之非同步擴充模組功能 方塊圖》 圖3:係本發明PC|控制器及複數非同步擴充模組之串 並控制器訊號連接示意圖。 圖4:係本發明pc丨轉換卡與非同步擴充模組進行編竭 設定的時序圖。 圖5 :係本發明擴充編號程序流程圖。 圖6 :係本發明資源分配程序流程圖。 圖7 :係本發明PCI轉接卡功能組態空間位置及非同+ Y [ S1 201217979 擴充模組空間組態位置對照表β 圖8:係本發明實際組裝後結構示意圖。 圖9:係本發明複數非同步擴充模組組裝的示意圖。Address Block 3 information. It can be seen from the above that the present invention mainly designs a non-synchronous expansion module, which has fewer pins than the PC device, and adopts an asynchronous transmission mode, and can be directly connected in series without adding a buffer, as shown in FIG. In addition, the PC 丨 adapter card 1 〇 is inserted into a pc 丨 slot 311 on the computer 30 motherboard 31 to turn it into a multi-function device, and the non-synchronous expansion modulo® &quot After the expansion of the numbering program and the resource allocation program, the computer can allocate the corresponding pc丨 configuration space to each non-synchronous expansion module after the computer 30 is turned on, so that the computer 30 operating system can view the The non-synchronous expansion group is a valid PCI device that enables the expansion of more PCI devices using only a single PCI slot of the computer motherboard. [Simple Description of the Drawings] Lutu 1: A system architecture diagram of a non-synchronous expansion system of the present invention. FIG. 2 is a schematic diagram of the non-synchronous expansion module function of the non-synchronous expansion system of the present invention. FIG. 3 is a schematic diagram of the serial connection controller signal connection of the PC|controller and the plurality of non-synchronous expansion modules of the present invention. Fig. 4 is a timing chart showing the setting of the PC丨 conversion card and the asynchronous expansion module of the present invention. Figure 5 is a flow chart of the extended numbering procedure of the present invention. Figure 6 is a flow chart of the resource allocation procedure of the present invention. Fig. 7 is a schematic diagram showing the spatial position of the function configuration of the PCI adapter card of the present invention and the different + Y [S1 201217979 expansion module space configuration position comparison table β Fig. 8 is a schematic diagram of the actual assembled structure of the present invention. Figure 9 is a schematic illustration of the assembly of the plurality of asynchronous expansion modules of the present invention.

【主要元件符號說明】 10 PCI轉接卡 12非同步介面控制器 14非同步介面 21串並列控制器 23第二非同步介面 26序列埠 31主機板 11 PCI控制器 1 3 PCI介面 20非同步擴充模組 22第一非同步介面 25串列埠 30電腦 311 PCI插槽[Main component symbol description] 10 PCI riser card 12 asynchronous interface controller 14 non-synchronous interface 21 serial parallel controller 23 second asynchronous interface 26 sequence 埠 31 motherboard 11 PCI controller 1 3 PCI interface 20 non-synchronous expansion Module 22 first asynchronous interface 25 serial 埠 30 computer 311 PCI slot

LS] 12LS] 12

Claims (1)

201217979 七、申_請專利範圍: .一種非同步擴充系統用的PC丨轉接卡,其令該非同 步擴充系統包含有複數非同步擴充模組,纟同步擴充模組 包含有-第一及第二非同步介面,以相互串接;而該 轉接卡係包含有一 PC丨控制器、一非同步介面控制器、一 已設定為多功能裝置之PC丨介面及一非同步介面;其中該 pci控制器係電連接至該非同步介面控制器及肖pc|介201217979 VII, application _ patent scope: A PC 丨 adapter card for non-synchronous expansion system, which makes the non-synchronous expansion system include a plurality of non-synchronous expansion modules, 纟 synchronous expansion modules include - first and The two non-synchronous interfaces are connected in series; and the adapter card comprises a PC controller, a non-synchronized interface controller, a PC interface configured as a multi-function device, and a non-synchronous interface; wherein the pci The controller is electrically connected to the asynchronous interface controller and the 面’並内建有一擴充編號程序、一資源分配程序及一訊號 轉換程序;又該非同步介面係電連接至該非同.步介面控制 器,而PCI介面係供插接至電腦主機板上的pc丨介面。 2. 如申請專利範圍第1項所述之PCI轉接卡,該Pc丨 控制器設定為多功能裝置係包含有八個PC丨組態空間。 3. 如申請專利範圍第1或2項所述之PC丨轉接卡,該 pci控制器執行該擴充編號程序係包含有:And an internal extension number program, a resource allocation program and a signal conversion program; the non-synchronous interface is electrically connected to the non-synchronized interface controller, and the PCI interface is for plugging into the pc on the computer motherboard丨 interface. 2. For the PCI riser card described in claim 1, the Pc丨 controller is configured to include eight PC丨 configuration spaces. 3. If the PC丨 adapter card described in claim 1 or 2 is applied, the pci controller executes the extension numbering program to include: 輸出一起始位元; 連續輸出非同步擴充模組編號之三位元; 重覆前二步驟直到設定所有非同步擴充模組均完成為 4.如申印專利範圍第1或2項所述之pci轉接卡 PCI控制器執行資源分配程序係、包含α下步驟: 輸出回覆資源設定請求至各非同步擴充模組; 依各非同步擴充模組編號,判斷各非同步擴充模 覆其設定資料;及 、 ,該 組回 依據各非同步擴充模組的設定資料 充模組的位址資源。 分配各非同步擴 [S] 13 201217979 5·如申請專利範圍第3項 ^所述之相容於PCI介面之非 同步擴充系統,該PCI控制器刼,“ 市j 35執行資源分配程序係包含以 下步驟: 輸出-回覆資源設定請求至各非同步擴充模組; 依各非同步擴充模組編號,判斷各非同步擴充模組回 覆其設定資料;及 依據各非同步擴充模組的設定資料,分配各非同步擴 充模組的位址資源。 八、圖式··(如次頁)Output a start bit; continuously output the three-bit element of the asynchronous expansion module number; repeat the first two steps until all non-synchronous expansion modules are set to 4. 4. As described in the first or second paragraph of the patent application scope The pci riser card PCI controller executes the resource allocation program, and includes the following steps: outputting a reply resource setting request to each asynchronous expansion module; determining each asynchronous expansion module to set its data according to each asynchronous expansion module number ; and , , the group returns the address resource of the module according to the setting data of each asynchronous expansion module. Allocating each non-synchronous expansion [S] 13 201217979 5 · As described in the third paragraph of the patent application scope, the non-synchronous expansion system compatible with the PCI interface, the PCI controller 刼, "the city j 35 execution resource allocation program includes The following steps are performed: the output-recovery resource setting request is sent to each non-synchronous expansion module; and the non-synchronous expansion module replies to the setting data according to the asynchronous expansion module number; and according to the setting data of each asynchronous expansion module, Allocate the address resources of each asynchronous expansion module. Eight, schema · (such as the next page) ί S1 14S S1 14
TW99135405A 2010-10-18 2010-10-18 employing single PCI slot on computer motherboard to be expanded with multiple PCI devices TW201217979A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW99135405A TW201217979A (en) 2010-10-18 2010-10-18 employing single PCI slot on computer motherboard to be expanded with multiple PCI devices

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW99135405A TW201217979A (en) 2010-10-18 2010-10-18 employing single PCI slot on computer motherboard to be expanded with multiple PCI devices

Publications (2)

Publication Number Publication Date
TW201217979A true TW201217979A (en) 2012-05-01
TWI497308B TWI497308B (en) 2015-08-21

Family

ID=46552365

Family Applications (1)

Application Number Title Priority Date Filing Date
TW99135405A TW201217979A (en) 2010-10-18 2010-10-18 employing single PCI slot on computer motherboard to be expanded with multiple PCI devices

Country Status (1)

Country Link
TW (1) TW201217979A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112241380A (en) * 2019-07-17 2021-01-19 昆山尚尼司电子科技有限公司 Interrupt processing system and method applied to PCIE (peripheral component interface express) on heterogeneous equipment

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI764014B (en) * 2019-07-09 2022-05-11 三泰科技股份有限公司 An interrupt process system and method for pcie with the heterogeneous equipment
TWI726802B (en) * 2020-08-26 2021-05-01 浩鑫股份有限公司 Function module interface and function module thereof

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1131483C (en) * 2000-12-28 2003-12-17 中国科学院计算技术研究所 Digital video broadcast card
ITUD20040034A1 (en) * 2004-02-27 2004-05-27 Eurotech Spa MULTILAYER EXPANSION BOARD FOR ELECTRONIC AND RELATED EQUIPMENT
US7571269B2 (en) * 2005-08-25 2009-08-04 Silicon Image, Inc. Covert channel for conveying supplemental messages in a protocol-defined link for a system of storage devices
TWM403870U (en) * 2010-10-18 2011-05-11 Sunix Co Ltd Compatible with PCI interface of PCI interface transfer card of asynchronous expansion system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112241380A (en) * 2019-07-17 2021-01-19 昆山尚尼司电子科技有限公司 Interrupt processing system and method applied to PCIE (peripheral component interface express) on heterogeneous equipment
CN112241380B (en) * 2019-07-17 2024-03-08 昆山尚尼司电子科技有限公司 Interrupt processing system and method applied to PCIE (peripheral component interface express) on heterogeneous equipment

Also Published As

Publication number Publication date
TWI497308B (en) 2015-08-21

Similar Documents

Publication Publication Date Title
JP6014271B2 (en) Data processing system and data processing method
JP5732708B2 (en) Controller for reading data from nonvolatile memory
JP5551512B2 (en) COMMUNICATION CONTROL DEVICE, DATA COMMUNICATION METHOD, AND PROGRAM
EP2570913A1 (en) Method and system for accessing storage device
CN111338996A (en) Composite bus controller supporting multiple protocols
CN1570907A (en) Multiprocessor system
WO2017032137A1 (en) Data access apparatus and method
TW201217979A (en) employing single PCI slot on computer motherboard to be expanded with multiple PCI devices
JP5477168B2 (en) Multi-host system
CN112256615B (en) USB conversion interface device
CN104346310B (en) A kind of high-performance I2C slaves data exchange circuit and method
US6954869B2 (en) Methods and apparatus for clock domain conversion in digital processing systems
CN102622319B (en) Data exchange system of high-speed storage interface IP (Internet Protocol) core based on MPMC (Multi-Port Memory Controller)
CN113485643B (en) Method for data access and controller for data writing
TWM403870U (en) Compatible with PCI interface of PCI interface transfer card of asynchronous expansion system
TW201217978A (en) providing expansion of multiple PCI devices with only one PCI interface without replacement or upgrade of computer hardware and operating system
TW201101038A (en) Flash memory apparatus, method for operating flash memory apparatus and data storage system
CN201936298U (en) PCI raiser card of asynchronously-extended system compatible with PCI interface
CN101957642B (en) PIC card for non-synchronous extending system compatible with PIC interface
CN201945995U (en) Asychronous expansion system compatible with PCI interface
WO2024017073A1 (en) Method, apparatus, and system for sharing memory device
CN101727426B (en) Computer system based on high-speed serial bus
US20040064662A1 (en) Methods and apparatus for bus control in digital signal processors
KR20050064568A (en) On-chip serialized peripheral bus system and operating method thereof
CN101976100A (en) Asynchronous expansion system compatible with PCI (Programmable Communications Interface) interface