TW201133055A - Monitor with circuit for clearing CMOS data and computer motherboard - Google Patents

Monitor with circuit for clearing CMOS data and computer motherboard Download PDF

Info

Publication number
TW201133055A
TW201133055A TW99107528A TW99107528A TW201133055A TW 201133055 A TW201133055 A TW 201133055A TW 99107528 A TW99107528 A TW 99107528A TW 99107528 A TW99107528 A TW 99107528A TW 201133055 A TW201133055 A TW 201133055A
Authority
TW
Taiwan
Prior art keywords
circuit
monitor
pin
video
connector
Prior art date
Application number
TW99107528A
Other languages
Chinese (zh)
Inventor
Hai-Qing Zhou
Original Assignee
Hon Hai Prec Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hon Hai Prec Ind Co Ltd filed Critical Hon Hai Prec Ind Co Ltd
Priority to TW99107528A priority Critical patent/TW201133055A/en
Publication of TW201133055A publication Critical patent/TW201133055A/en

Links

Landscapes

  • Power Sources (AREA)

Abstract

A monitor with circuit for clearing complementary metal oxide semiconductor (CMOS) data includes a screen, a power circuit, a monitor circuit, a video plug, a battery group, a resistor, a capacitor, and a connector. The power circuit is connected to the monitor circuit, to provide voltages to the monitor circuit. The video plug includes a plurality of video pins and a plurality of idle ground pins. The plurality of video pins are connected to the monitor circuit. The connector includes a first pin and a second pin. The power circuit is grounded via the resistor and the capacitor connected in series. A positive terminal of the battery group is connected to the power circuit. A negative terminal of the battery group is grounded. An idle ground pin of the video plug is connected to a node between the resistor and the capacitor, and connected to the second pin of the connector. The first pin of the connector is grounded.

Description

201133055 六、發明說明: 【發明所屬之技術領3^ [0001]本發明係關於一種監視益及支持5亥監視器的主機板’特 別涉及一種可方便清除電腦中的CMOS資料的監視器及支 援該監視器的主機板。 [先前技術] [〇〇〇2] 通常利用電腦主機板上的跳線來清除CMOS資料或者恢復 BIOS設置,使得用戶在忘記CM0S密碼或者BIOS設置無法 啟動電腦時可啟動電腦。電腦主機板上最常見的是一種 鍵帽式跳線’鍵帽式跳線由底座和鍵帽組成。跳線的底 座上設置有複數不連通的引腳,相鄰的兩根引腳之間可 透過跳線的鍵帽電性連接以實現特定的連接關係。在電 腦正常工作的情況下,鍵帽被安裝在底座上的兩個特定 引腳之間以實現供電電路對(^⑽晶片的正常供電,保證 CMOS資料不會丟失。當電腦設置出現故障時,用戶可將 鍵帽從底座上取下並安裝在另外兩個引腳之間以清除 CMOS資料。該就需要拆開機箱,找到清除⑶⑽資料的跳 線位置,再進行跳線操作,給好帶來極大的不便。 【發明内容】 [0003] [0004] 雲於以上内容’有必要提供—種具⑽sf料清 監視器及可支援該監視器的主機板路的 CMOS資料。 便用戶清除 示幕、 -種具CMOS資料清除電路的監視器包為 電源電路、-監視器電路及—視頻插頭, 接該監視器電路以提供電壓給該監視器電 099107528 表單編號A0101 第4頁/共14頁 201133055 頭包括複數與該監視器電路相連的視頻引腳,該具CMOS 資料清除電路的監視器還包括一電池組、一第一電阻、 一第一電容及一連接頭,該連接頭包括第一引腳及第二 引腳,該視頻插頭還包括複數閒置的接地引腳,該電源 電路依次經該第一電阻及該第一電容接地,該電池組的 正極連接該電源電路,該電池組的負極接地,該視頻插 頭的一閒置的接地引腳連接於該第一電阻與該第一電容 之間的節點及連接該連接頭的第二引腳,該連接頭的第 一引腳接地。 〇 [0005] —種主機板,包括一視頻插座、一北橋晶片及一南橋晶 片,該南橋晶片包括一重定訊號引腳,該視頻插座包括 複數與該北橋晶片相連的視頻引腳及複數閒置的接地引 腳,該視頻插座的一間置的接地引腳與該南橋晶片的重 定訊號引腳相連。 [0006] 相較習知技術,該具CMOS資料清除電路的監視器透過連 接該監視器背面的連接頭的第一及第二引腳來觸發該主201133055 VI. Description of the Invention: [Technology of the Invention] [0001] The present invention relates to a motherboard for monitoring and supporting a 5 liter monitor, and particularly relates to a monitor and support for facilitating the removal of CMOS data in a computer. The monitor's motherboard. [Prior Art] [〇〇〇2] Usually use the jumper on the motherboard to clear the CMOS data or restore the BIOS settings so that the user can start the computer when they forget the CM0S password or the BIOS settings cannot start the computer. The most common type on a computer motherboard is a keycap jumper' keycap jumper consisting of a base and a keycap. The bottom of the jumper is provided with a plurality of pins that are not connected, and the adjacent two pins are electrically connected through the jumper of the jumper to achieve a specific connection relationship. In the case of normal operation of the computer, the key cap is installed between two specific pins on the base to realize the power supply circuit pair (^ (10) wafer normal power supply, to ensure that CMOS data will not be lost. When the computer settings are faulty, The user can remove the keycap from the base and install it between the other two pins to clear the CMOS data. This requires disassembling the chassis, finding the jumper position for clearing the (3)(10) data, and then performing the jumper operation. [Invention] [0003] [0004] In the above content, it is necessary to provide - (10) sf material clear monitor and CMOS data of the motherboard circuit that can support the monitor. The user clears the screen - The monitor package with CMOS data clearing circuit is the power circuit, the monitor circuit and the video plug, and the monitor circuit is connected to provide voltage to the monitor. 099107528 Form No. A0101 Page 4 of 14 201133055 The head includes a plurality of video pins connected to the monitor circuit, and the monitor with the CMOS data clear circuit further includes a battery pack, a first resistor, a first capacitor and a connector The connector includes a first pin and a second pin, the video plug further includes a plurality of idle ground pins, the power circuit is grounded through the first resistor and the first capacitor, and the positive pole of the battery pack is connected to the power source a circuit, the negative pole of the battery pack is grounded, an idle ground pin of the video plug is connected to a node between the first resistor and the first capacitor, and a second pin connecting the connector, the connector A pin is grounded. [0005] A motherboard includes a video socket, a north bridge chip, and a south bridge chip. The south bridge chip includes a reset signal pin, and the video socket includes a plurality of video signals connected to the north bridge chip. a pin and a plurality of idle ground pins, and a ground pin of the video socket is connected to the re-signal pin of the south bridge chip. [0006] Compared with the prior art, the monitor with the CMOS data clear circuit transmits Connect the first and second pins of the connector on the back of the monitor to trigger the master

Q 機板的南橋晶片的重定訊號引腳,以清除該電腦的CMOS 資料,避免在需要清除CMOS資料時拆開機箱,給用戶帶 來了方便。 【實施方式】 [0007] 請參考圖1及圖2,本發明具CMOS資料清除電路的監視器 10的較佳實施方式包括一顯示幕100 (如一液晶顯示幕) 。該顯示幕1 0 0的背面上設有作為清除電腦中的C Μ 0 S資料 的一連接頭16,該連接頭16包括兩個不相連的引腳1及2 。本實施方式中,該連接頭16的兩個引腳1及2可設於該 099107528 表單編號Α0101 第5頁/共14頁 0992013575-0 201133055 顯示幕則的背面的任何位置,該連接頭16的兩個引腳! 及2可透過插接—跳帽17實現電性連接。 [0008] [0009] [0010] "月參考圖3,該監視器1 ◦還包括—電源電路12、—視頻插 頭(如-VGA插頭)18、_監視器電路19、電池組B、二 極體D1及D2、電_-R3及電容。該電源電路12 、監視器電路19、電池組b、二極體DmD2、電阻μ, 及電容Cl·均設置於該監制㈣的—電路板(未示 出)上,該電源電路12連接該監視器電路19以給該監視 杰電路19提供電源。由於該電源電路12及該監視器電路 19為習知監視器常見的電路,故這裡不再詳細說明。 ..... .... · 該電源電路12還連接該二極義M的陽極,該二極體D i的 陰極連接該二極體])2的陰極,該二極體j)2的陽極經該電 阻R1連接該電池組B的正極,該電池組B的負極接地該 二極體D1的陰極還分別經該電容(^接地、依次經該電阻 R2及電容C2接地。該視頻插頭18的複數接地引腳中的任 意一閒置的接地引腳18 2分別連接於該電阻r 2與該電容c 2 之間的節點及連接該連接頭16的引腳2,該連接頭16的引 腳1經電阻R3接地。該視頻插頭18中的視頻引腳連接該龄 視器電路19。 與該監視器10連接的主機板2〇包括一視頻插座(如—Vga 插座)22、一北橋晶片24及一南橋晶片26,該南橋晶片 26包括一重定訊號引腳RTCRST。該視頻插座22中與該視 頻插頭18中的接地引腳182相對應的接地引腳222連接★亥 南橋aa片26上的重定訊號引腳RTCRST ’並在該視頻插頭 18插入該視頻插座22後,該視頻插座22中的接地巧卿 099107528 表單編號A0101 第6頁/共14頁 0992013575-0 201133055 222對應連接該視頻插頭18中的接地引腳182,該視頻插 座22中的視頻引腳對應連接該視頻插頭18中的視頻引腳 (未標號),並連接到該北橋晶片24。 [0011] ο ο 虽邊視頻插頭18插入到該視頻插座2 2後,開啟該監視器 10,該監視器1〇内的電源電路丨2接收到市電後將市電轉 換為3. 3V直流電源提供給該二極體D1以使該二極體D1導 通,此時該電源電路12透過該電阻R2、該視頻插頭18的 接地引腳182及該視頻插座22的接地引腳222輸出一高電 平訊號給該南橋晶片26的重定訊號引腳RTCRST,當該南 橋晶片26的重定訊號引_RTCRST接收到該高電平訊號時 ,該南橋晶片26不執行清除CMOS資料的動作,此時啟動 電腦,電腦系統將根據該南橋晶片26内儲存的CMOS資訊 執行開機。當該監視器1 〇沒有開啟時’該電池組8透過該 電阻R1提供電壓給該二極體D2以使該二極體D2導通,此 時該電池組B透過該視頻插頭18的接地引腳182及該視頻 插座22的接地引腳222輸出一高電平tfi號給該南橋晶片26 的重定訊號引腳RTCRST,當該南橋晶片26的重定訊號引 腳RTCRST接收到該高電平訊號時,該南橋晶片26不執行 清除CMOS資料的動作,此時啟動電腦,電腦系統將根據 該南橋晶片26内儲存的CMOS資訊執行開機。 [0012] 當需要該南橋晶片26執行清除CMOS資料的動作時,將該 跳帽17插設至該監視器10背面的連接頭16的兩個引腳1及 2上,因為該連接頭16的引腳1透過該電阻R3接地,因此 透過該跳帽17的連接使該連接頭16的引腳2透過該視頻插 頭18的接地引腳182及該視頻插座22的接地引腳222輸出 099107528 表單編號A0101 第7頁/共14頁 0992013575-0 201133055 低電平Λ號給遺南橋晶片26的重定訊號引腳抓脱, 田4南橋4 26的重定訊心丨腳RT(:rst接收到該低電平 Λ號時。亥南橋晶片26即執行清除⑽s資料的動作。清 除cmos賓料後,將該跳帽17從該連接頭的引腳^上 移除,該南橋晶片26的重定訊號引_RTCRST又變為高電 平’再啟動電腦’ BIOS檢測到該南橋晶片26中的CMOS配 置丟失’即從CMOS晶片中調出缺省配置,從而實現正常 開機。 [0013] [0014] [0015] [0016] 本實施方式中,該兩二極體D1&D2可防止反向電流產生 的漏電現象,對電路要求不高時,該兩二極體^及⑽亦 可省略。 該具CMOS資料清除電路的電腦監視器1〇透過將—跳帽i 7 插設至該電腦監視器1〇背面的連接頭16的引腳上來 觸發該南橋晶片26的重定訊號引腳RTCRST,以清除該電 腦的CMOS資料,避免在需要清除CM〇s資料時拆開機箱, 給用戶帶來了方便。 綜上所述,本發明符合發明專利要件,爰依法提出專利 申請。惟’以上所述者僅為本發明之較佳實施例,舉凡 熟悉本案技藝之人士,在爰依本發明精神所作之等效修 飾或變化,皆應涵蓋於以下之申請專利範圍内。 【圖式簡單說明】 圖1為本發明具CMOS資料清除電路的監視器的較佳實施方 式的示意圖。 圖2為圖1中連接頭連接一跳帽的示意圖。 099107528 表單編號A0101 第8頁/共14頁 0992013575-0 [0017] 201133055 [0018] 圖3為本發明具C Μ 0 S資料清除電路的監視器及支援該監視 [0019] 器的主機板的較佳實施方式的電路示意圖。 【主要元件符號說明】 監視器:10 [0020] 電源電路:12 [0021] 視頻插頭:18 [0022] 監視器電路:19 [0023] 電阻:Rl-R3 [0024] 電容:Cl、C2 [0025] 二極體:Dl、D2 [0026] 電池組:B [0027] 連接頭:16 [0028] 主機板:20 〇 障幻 北橋晶片:24 [0030] 南橋晶片:26 [0031] 視頻插座:22 [0032] 接地引腳:182、222 [0033] 顯示幕:100 [0034] 跳帽:17 099107528 表單編號A0101 第9頁/共14頁 0992013575-0The re-signal pin of the south bridge chip of the Q board is used to clear the CMOS data of the computer, so as to avoid the need to clear the CMOS data when the chassis is opened, which is convenient for the user. [Embodiment] Referring to FIG. 1 and FIG. 2, a preferred embodiment of the monitor 10 of the present invention having a CMOS data clearing circuit includes a display screen 100 (such as a liquid crystal display). On the back side of the display screen 100 is provided a connector 16 for clearing the C Μ 0 S data in the computer, and the connector 16 includes two pins 1 and 2 which are not connected. In this embodiment, the two pins 1 and 2 of the connector 16 can be located at the 099107528 form number Α 0101 page 5 / 14 pages 0992013575-0 201133055 any position on the back of the display screen, the connector 16 Two pins! And 2 can be electrically connected through the plug-and-jump 17. [0009] [0010] [Quarter Referring to FIG. 3, the monitor 1 further includes a power supply circuit 12, a video plug (such as a -VGA plug) 18, a monitor circuit 19, a battery pack B, and a second Polar body D1 and D2, electric _-R3 and capacitor. The power supply circuit 12, the monitor circuit 19, the battery pack b, the diode DmD2, the resistor μ, and the capacitor C1 are all disposed on a circuit board (not shown) of the supervisor (four), and the power circuit 12 is connected to the monitor. The circuit 19 supplies power to the monitoring circuit 19. Since the power supply circuit 12 and the monitor circuit 19 are common circuits of conventional monitors, they will not be described in detail herein. The power supply circuit 12 is also connected to the anode of the diode M, the cathode of the diode D i is connected to the cathode of the diode 2), the diode j) 2 The anode is connected to the positive pole of the battery pack B via the resistor R1, and the cathode of the battery pack B is grounded to the cathode of the diode D1 via the capacitor (^, grounded, and sequentially grounded via the resistor R2 and the capacitor C2. The video plug Any one of the plurality of ground pins of 18 is connected to a node between the resistor r 2 and the capacitor c 2 and a pin 2 connected to the connector 16 , and the connector 16 is The foot 1 is grounded via a resistor R3. The video pin in the video plug 18 is connected to the age viewer circuit 19. The motherboard 2 connected to the monitor 10 includes a video socket (e.g., a Vga socket) 22, a north bridge chip. 24 and a south bridge chip 26, the south bridge chip 26 includes a reset signal pin RTCRST. The ground pin 222 of the video socket 22 corresponding to the ground pin 182 in the video plug 18 is connected to the Hainan bridge aa piece 26 Re-signal pin RTCRST 'and after the video plug 18 is inserted into the video jack 22, the video jack Grounding Qiaoqing 099107528 in Form No. A0101 Page 6 of 14 0992013575-0 201133055 222 corresponds to the grounding pin 182 in the video plug 18, the video pin in the video socket 22 is connected to the video plug 18 The video pin (not labeled) is connected to the north bridge chip 24. [0011] ο ο Although the video plug 18 is inserted into the video jack 2 2, the monitor 10 is turned on, and the monitor 1 is inside After receiving the mains, the power circuit 丨2 converts the commercial power into a 3. 3V DC power supply to the diode D1 to turn on the diode D1. At this time, the power circuit 12 transmits the resistor R2 and the ground of the video plug 18. The pin 182 and the ground pin 222 of the video socket 22 output a high level signal to the re-signal pin RTCRST of the south bridge chip 26, when the re-signal signal _RTCRST of the south bridge chip 26 receives the high level signal. The south bridge chip 26 does not perform the action of clearing the CMOS data. At this time, the computer is started, and the computer system performs booting according to the CMOS information stored in the south bridge chip 26. When the monitor 1 is not turned on, the battery pack 8 transmits the The resistor R1 supplies a voltage to the diode D2 to turn on the diode D2. At this time, the battery pack B outputs a high level through the ground pin 182 of the video plug 18 and the ground pin 222 of the video socket 22. The tfi number is given to the re-signal pin RTCRST of the south bridge chip 26. When the re-signal pin RTCRST of the south bridge chip 26 receives the high level signal, the south bridge chip 26 does not perform the action of clearing the CMOS data, and the computer is started at this time. The computer system will boot according to the CMOS information stored in the south bridge chip 26. [0012] When the south bridge wafer 26 is required to perform the action of clearing the CMOS data, the jump cap 17 is inserted into the two pins 1 and 2 of the connector 16 on the back of the monitor 10, because the connector 16 is The pin 1 is grounded through the resistor R3. Therefore, the pin 2 of the connector 16 is transmitted through the ground pin 182 of the video plug 18 and the ground pin 222 of the video jack 22 through the connection of the jump cap 17 to output a 099107528 form number. A0101 Page 7 of 14 0992013575-0 201133055 Low level nickname to re-signal pin of the South Bridge chip 26, Tian 4 South Bridge 4 26 re-station of the heart RT (: rst received the low battery At the time of the Pinghao No., the Hainan Bridge wafer 26 performs the action of clearing the (10)s data. After clearing the cmos material, the jump cap 17 is removed from the pin of the connector, and the re-signal of the south bridge wafer 26 is _RTCRST Turning it to a high level 'restart the computer' BIOS detects that the CMOS configuration in the south bridge wafer 26 is lost', that is, recalling the default configuration from the CMOS chip, thereby achieving normal booting. [0014] [0015] In the present embodiment, the two diodes D1 & D2 can prevent reverse current When the leakage current occurs, the two diodes and (10) may be omitted when the circuit requirements are not high. The computer monitor 1 with the CMOS data clearing circuit is inserted into the computer monitor through the jumper i 7 The pin 16 of the connector 16 on the back side triggers the re-signal pin RTCRST of the south bridge chip 26 to clear the CMOS data of the computer, thereby avoiding the need to clear the CM〇s data when the chassis is removed, which brings convenience to the user. In summary, the present invention is in accordance with the requirements of the invention patent, and the patent application is filed according to law. However, the above description is only a preferred embodiment of the present invention, and those skilled in the art of the present invention are in accordance with the spirit of the present invention. Equivalent modifications or variations are intended to be included in the following claims. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a schematic diagram of a preferred embodiment of a monitor having a CMOS data clearing circuit of the present invention. A schematic diagram of a connector for connecting a jumper cap. 099107528 Form No. A0101 Page 8 of 14 Page 99992013575-0 [0017] FIG. 3 is a monitor and support for a C Μ 0 S data clear circuit of the present invention. A schematic circuit diagram of a preferred embodiment of a motherboard for monitoring [0019] [Explanation of main component symbols] Monitor: 10 [0020] Power supply circuit: 12 [0021] Video plug: 18 [0022] Monitor circuit: 19 [ 0023] Resistor: Rl-R3 [0024] Capacitor: Cl, C2 [0025] Diode: Dl, D2 [0026] Battery Pack: B [0027] Connector: 16 [0028] Motherboard: 20 幻 幻 North Bridge Wafer: 24 [0030] South Bridge Wafer: 26 [0031] Video Jack: 22 [0032] Ground Pin: 182, 222 [0033] Display: 100 [0034] Jump Cap: 17 099107528 Form Number A0101 Page 9 / Total 14 pages 0992013575-0

Claims (1)

201133055 七、申請專利範圍: 1 . 一種具CMOS資料清除電路的監視器,包括一顯示幕、一 電源電路、一監視器電路及一視頻插頭,該電源電路連接 該監視器電路以提供電壓給該監視器電路,該視頻插頭包 括複數與該監視器電路相連的視頻引腳,其改良在於:該 具CMOS資料清除電路的監視器還包括一電池組、一第一 電阻、一第一電容及一連接頭,該連接頭包括第一引腳及 第二引腳,該視頻插頭還包括複數閒置的接地引腳,該電 源電路依次經該第一電阻及該第一電容接地,該電池組的 正極連接該電源電路,該電池組的負極接地,該視頻插頭 的一閒置的接地引腳連接於該第一電阻與該第一電容之間 的節點及連接該連接頭的第二引腳,該連接頭的第一引腳 接地。 2 .如申請專利範圍第1項所述之具CMOS資料清除電路的監視 器,其中該連接頭的第一及第二引腳設置於該電腦監視器 的背面上。 3 .如申請專利範圍第1項所述之具CMOS資料清除電路的監視 器,其中該視頻插頭為一VGA插頭。 4 .如申請專利範圍第1項所述之具CMOS資料清除電路的監視 器,還包括一第一二極體及一第二二極體,該第一二極體 的陽極連接該電源電路,該第一二極體的陰極連接該第一 電阻,該第二二極體的陽極連接該電池組的正極,該第二 二極體的陰極連接該第一二極體的陰極。 5 .如申請專利範圍第4項所述之具CMOS資料清除電路的監視 器,還包括一第二電阻、一第二電容及一第三電阻,該第 099107528 表單編號A0101 第10頁/共14頁 0992013575-0 201133055 二電阻串接在該電池組的正極與該第二二極體的陽極之間 ,該第二電容串接在該第二二極體的陰極與地之間,該第 三電阻串接在該連接頭的第一引腳與地之間。 一種主機板,包括一視頻插座、一北橋晶片及一南橋晶片 ,其改良在於:該南橋晶片包括一用於清除CMOS資料的 重定訊號引腳,該視頻插座包括複數與該北橋晶片相連的 視頻引腳及複數閒置的接地引腳,該視頻插座的一閒置的 接地引腳與該南橋晶片的重定訊號引腳相連。 Ο 如申請專利範圍第6項所述之主機板,其中該視頻插座為 一 V G A插座。 Ο 099107528 表單編號A0101 第II頁/共14頁 0992013575-0201133055 VII. Patent application scope: 1. A monitor with a CMOS data clearing circuit, comprising a display screen, a power supply circuit, a monitor circuit and a video plug, the power circuit is connected to the monitor circuit to provide a voltage to the a monitor circuit, the video plug includes a plurality of video pins connected to the monitor circuit, and the improvement is that the monitor with the CMOS data clear circuit further includes a battery pack, a first resistor, a first capacitor, and a connection a connector, the connector includes a first pin and a second pin, the video plug further includes a plurality of idle ground pins, the power circuit is grounded through the first resistor and the first capacitor, and the positive connection of the battery pack In the power circuit, the negative pole of the battery pack is grounded, an idle ground pin of the video plug is connected to a node between the first resistor and the first capacitor, and a second pin connecting the connector, the connector The first pin is grounded. 2. A monitor having a CMOS data clearing circuit as recited in claim 1, wherein the first and second pins of the connector are disposed on a back surface of the computer monitor. 3. A monitor having a CMOS data clearing circuit as described in claim 1, wherein the video plug is a VGA plug. 4. The monitor having the CMOS data clearing circuit according to claim 1, further comprising a first diode and a second diode, wherein the anode of the first diode is connected to the power circuit. The cathode of the first diode is connected to the first resistor, the anode of the second diode is connected to the anode of the battery, and the cathode of the second diode is connected to the cathode of the first diode. 5. A monitor having a CMOS data clearing circuit as described in claim 4, further comprising a second resistor, a second capacitor, and a third resistor, the 099107528 form number A0101, page 10 of 14 Page 0992013575-0 201133055 two resistors are connected in series between the anode of the battery pack and the anode of the second diode, the second capacitor is connected in series between the cathode of the second diode and the ground, the third The resistor is connected in series between the first pin of the connector and the ground. A motherboard comprising a video socket, a north bridge chip and a south bridge chip, wherein the south bridge chip comprises a re-signal pin for clearing CMOS data, the video socket comprising a plurality of video signals connected to the north bridge chip A pin and a plurality of idle ground pins, and an idle ground pin of the video socket is connected to the re-signal pin of the south bridge chip.主机 The motherboard of claim 6, wherein the video socket is a V G A socket. Ο 099107528 Form No. A0101 Page II / Total 14 Pages 0992013575-0
TW99107528A 2010-03-16 2010-03-16 Monitor with circuit for clearing CMOS data and computer motherboard TW201133055A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW99107528A TW201133055A (en) 2010-03-16 2010-03-16 Monitor with circuit for clearing CMOS data and computer motherboard

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW99107528A TW201133055A (en) 2010-03-16 2010-03-16 Monitor with circuit for clearing CMOS data and computer motherboard

Publications (1)

Publication Number Publication Date
TW201133055A true TW201133055A (en) 2011-10-01

Family

ID=46751039

Family Applications (1)

Application Number Title Priority Date Filing Date
TW99107528A TW201133055A (en) 2010-03-16 2010-03-16 Monitor with circuit for clearing CMOS data and computer motherboard

Country Status (1)

Country Link
TW (1) TW201133055A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI454960B (en) * 2011-12-09 2014-10-01 Hon Hai Prec Ind Co Ltd Password removing circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI454960B (en) * 2011-12-09 2014-10-01 Hon Hai Prec Ind Co Ltd Password removing circuit

Similar Documents

Publication Publication Date Title
TWI618356B (en) Power-up control circuit and the mobile power device apllied thereof
US20120299530A1 (en) Power management method and electronic system using the same
CN101576767B (en) Main board power supply circuit
US7582987B2 (en) Double power sources switching circuit
CN101576764A (en) CMOS data clear circuit
US20110225414A1 (en) Monitor with circuit for clearing cmos data and computer motherboard
TW201348726A (en) Charge detection apparatus and method thereof
JP6230425B2 (en) Battery, power supply device and electronic device
TWI454960B (en) Password removing circuit
TW201133055A (en) Monitor with circuit for clearing CMOS data and computer motherboard
TWI503657B (en) Motherboard and method for power control thereof
CN102981585A (en) Complementary metal-oxide-semiconductor (CMOS) chip information clear circuit
US8253602B2 (en) Keyboard with circuit for clearing CMOS data
TWI545429B (en) Electronic device and charging interface
JP2020127308A (en) Charge control device and charge control method
CN108631377B (en) Power-on control circuit and mobile power supply device using same
TWI482010B (en) Mother board can play image or video in power-off state
TWI328738B (en)
CN103164008A (en) Complementary metal oxide semiconductor (CMOS) password eliminating circuit
JP2013037679A (en) Display with personal system (ps)/2 keyboard interface and motherboard supporting the display
TW201209558A (en) Keyboard with circuit for clearing CMOS data and computer motherboard
WO2018133410A1 (en) Power management circuit, electronic device, and method for controlling electronic device
JP6450023B2 (en) Mobile terminal expansion base and power management method for expansion base
JP2014130581A (en) Computer system
CN103513744A (en) Energy-saving circuit