TW200933373A - ID address setting system and method - Google Patents

ID address setting system and method Download PDF

Info

Publication number
TW200933373A
TW200933373A TW97101922A TW97101922A TW200933373A TW 200933373 A TW200933373 A TW 200933373A TW 97101922 A TW97101922 A TW 97101922A TW 97101922 A TW97101922 A TW 97101922A TW 200933373 A TW200933373 A TW 200933373A
Authority
TW
Taiwan
Prior art keywords
address
slave
slave device
master device
master
Prior art date
Application number
TW97101922A
Other languages
Chinese (zh)
Inventor
Hung-Jung Wang
Original Assignee
Hon Hai Prec Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hon Hai Prec Ind Co Ltd filed Critical Hon Hai Prec Ind Co Ltd
Priority to TW97101922A priority Critical patent/TW200933373A/en
Publication of TW200933373A publication Critical patent/TW200933373A/en

Links

Landscapes

  • Small-Scale Networks (AREA)

Abstract

An ID address setting system includes a master device and a plurality of slave devices. The master device is connected to the slave devices via a bus apparatus. Each slave device includes a control signal pin and a storage unit. The storage unit includes an ID_set flag. The host apparatus controls the status of the control signal pins and the logic value of the ID_set flags of the slave devices to set ID addresses for the slave devices.

Description

200933373 九、發明說明: 【發明所屬之技術領域】 本發明係關於一種主設備對從設備之定址系統及方 法。 【先前技術】 隨著數位技術及電腦技術日益廣泛之應用,RS485匯 流排技術之應用亦愈來愈廣泛。RS485匯流排控制系統一 般包括一主控設備即主設備及複數被控設備即從設備,若 〇 該主設備及該等從設備之間距離較遠,一般會採用一條匯 流排將該等從設備串接起來,而不會採用環形或星型網 路,因當採用環形或星型網路時,隨著通訊距離之延長或 通訊速率之提高,訊號於各支路末端反射後與原訊號疊加 會造成訊號品質下降。 為了實現主設備與複數從設備之通訊,首先必須為每 一從設備設定一個識別位址,即ID Address。當主設備向 ❹從設備發送指令時,從設備會檢測主設備所發送之識別位 址是否與自己之識別位址一致,若一致則執行主設備所發 送之指令,若不一致則不執行主設備所發送之指令。是 故,在控制系統中,每一從設備均擁有唯一之識別位址, 若在同一控制系統中,該等從設備擁有相同之識別位址, 則會出現通訊衝突問題。200933373 IX. INSTRUCTIONS: TECHNICAL FIELD OF THE INVENTION The present invention relates to an addressing system and method for a master-to-slave device. [Prior Art] With the increasing application of digital technology and computer technology, the application of RS485 bus technology has become more and more extensive. The RS485 bus control system generally includes a master device, that is, a master device and a plurality of controlled devices, that is, slave devices. If the master device and the slave devices are far apart from each other, a bus bar is generally used for the slave devices. It is connected in series instead of a ring or star network. When a ring or star network is used, as the communication distance increases or the communication speed increases, the signal is reflected at the end of each branch and superimposed with the original signal. Will cause the signal quality to drop. In order to communicate between the master device and the multiple slave devices, an identification address, ID Address, must be set for each slave device. When the master device sends an instruction to the slave device, the slave device detects whether the identification address sent by the master device is consistent with its own identification address. If it is consistent, the instruction sent by the master device is executed. If not, the master device is not executed. The instruction sent. Therefore, in the control system, each slave device has a unique identification address. If the slave devices have the same identification address in the same control system, communication conflicts may occur.

一般RS485匯流排控制系統之定址方式為採用硬體 比如兩旋轉式定址開關來定址,該兩旋轉式定址開關以十 進位形式設定RS485匯流排控制系統中之從設備之ID 200933373The addressing mode of the general RS485 busbar control system is to be addressed by a hardware such as two rotary addressing switches. The two rotary addressing switches set the ID of the slave device in the RS485 busbar control system in decimal form.

Address。若用戶需將某一從設備之ID Address設定為26 時,只需將對應十位之旋轉開關旋轉到2,再將對應個位 之旋轉開關旋轉到6即可。然,若RS485匯流排控制系 統中包含有幾百或幾千個從設備時,採用硬體為每一從設 備定址不僅浪費時間,還有可能會造.成定址錯誤。 【發明内容】 鑒於以上内容,有必要提供一種主設備對從設備之 定址系統及方法,該系統及方法可以省去人工定址之時間 ®及減少人工定址上之錯誤。 一種主設備對從設備之定址系統,包括一主設備及 複數從設備,該等從設備之間透過一匯流排設備串接,並 與該主設備相連,每一從設備包括一控制訊號引腳及一存 儲單元,該存儲單元内存儲一位址設定旗標,該主設備透 過控制從設備之控制訊號引腳之使能狀態及位址設定旗標 之邏輯值來完成對該等從設備進行識別位址之設定。 一種主設備對從設備之定址方法,包括如下步驟: 〇 主設備向一從設備發送設定識別位址指令; 該從設備收到設定識別位址指令,判斷自身之位址 設定旗標是否為邏輯“真”,若為邏輯“真”則不執行該 主設備之設定識別位址指令,若為邏輯“假”則根據該主 設備發送之設定識別位址指令設定自身之識別位址,並將 其控制訊號引腳之使能狀態設定為“能”、位址設定旗標 設定為邏輯“真”; 該主設備判斷所有從設備之位址設定旗標是否均為 200933373 邏輯“真”,若為邏輯“真”則結束定址工作任務;及 若該等從設備中有一個或多個從設備之位址設定旗 標為邏輯“假”,則返回至該主設備向該主設備對從設備 之定址系統發送設定識別位址指令之步驟。 前述主設備對從設備之定址系統及方法將從設備之 一空閒輸入/輸出引腳定義為控制訊號引腳,並透過判斷 其位址設定旗標是否為邏輯“假”來確認該從設備是否具 有識別位址,若該從設備沒有識別位址則為其分配一識別 ❹位址,並將其控制訊號引腳之使能狀態設定為“能”、位 址設定旗標設定為邏輯“真”,從而達到為所有從設備設 定識別位址之目的。該主設備對從設備之定址系統及方法 不需透過硬體比如旋轉式定址開關來對該主從設備之通訊 架構中之從設備進行定址,該方法可省去人工定址之時間 及減少人工定址之錯誤。 【實施方式】 請參閱圖1,其為一種主設備對從設備之定址系統較 ®佳實施方式之示意圖,該主設備對從設備之定址系統包括 一主設備10、三個從設備20、30及40,該等從設備 20、30及40之間透過匯流排設備如RS485匯流排設備串 接,該從設備20還透過該匯流排設備與該主設備10相 連,該主設備10為一電腦系統,該等從設備20、30及 40為控制設備,每一從設備均包括有一存儲單元如一寄 存器及複數輸入/輸出(I/O)引腳,該寄存器内存儲一位 址設定旗標(ID_Set Flag ),該位址設定旗標之邏輯值用 於決定對應之從設備是否執行由該主設備10發送之指 200933373 令,另,於該較佳實施方式中我們將每一從設備之一空閒 輸入/輸出引腳定義為一控制訊號(Control Signal )引 ^ 腳,當從設備之控制訊號引腳之使能狀態為“不能”時, 該控制訊號引腳斷開,由該主設備發送之定址訊號不能透 過該從設備到達下一從設備,當從設備之控制訊號引腳之 使能狀態為“能”時,由該主設備發送之定址訊號能透過 對應之從設備並到達下一從設備,當從設備之位址設定旗 標之邏輯值為“1”即“真”時,該從設備不動作,即不 ©將該主設備向其發送之識別地址指令設定為其識別位址, 當從設備之位址設定旗標之邏輯值為“0”即“假”時, 該從設備動作,即根據收到之主設備發送之設定識別位址 指令設定其識別位址,並於識別位址設定之後將自身位址 設定旗標之邏輯值設定為“Γ即“真”、控制訊號引腳 之使能狀態設定為 能。其中*該從設備之控制訊號引 腳之使能狀態為“能”或“不能”可以透過其電平值來設 定,如設計者可以根據需要選擇當該從設備之控制訊號引 ®腳為高電平或低電平時其使能狀態為“能”,另,前述從 設備之數量亦可以根據實際需要增加或刪減。 請參閱圖2,本發明主設備對從設備之定址方法應用 於圖1所示之主設備對從設備之定址系統中,該主設備對 從設備之定址方法之較佳實施方式包括以下步驟: 步驟S1 :該主設備10向所有從設備20、30及40 以廣播(Broadcast )之形式發送清除識別位址指令 (Clear ID command)。 步驟S2 :該主設備10於所有從設備20、30及40 200933373 .收到清除識別位址指令後,將其位址設定旗標設定為邏輯 “假(false ) ” 、控制訊號引腳之使能狀態設定為“不能 (disenable ),’ 。 步驟S3 :該主設備10向所有從設備20、30及40 以廣播之形式發送設定識別位址指令(Set ID command ),即定址訊號。 步驟S4:該從設備20收到該設定識別位址指令, 並判斷自身之位址設定旗標是否為邏輯“真(true ) ” , 〇若為邏輯“真”則不動作並返回至步驟S3,即該主設備 10繼續向所有從設備20、30及40以廣播之形式發送識 別位址指令。此時,由於該從設備20之控制訊號引腳為 “不能”,即斷開,故由該主設備10發送之設定識別位 址指令只能被該從設備20收到,其他從設備30及40不 能收到該設定識別位址指令。 步驟S5 :若該從設備20之位址設定旗標為邏輯 “假”,則根據由該主設備10發送之設定識別位址指令 ®中之資料來設定自身之識別位址,並將控制訊號引腳之使 能狀態設定為“能(enable ) ”使其導通、位址設定旗 標設定為邏輯“真”。 步驟S6:該主設備10判斷所有從設備之位址設定 旗標是否均為邏輯“真”,若所有從設備中有一個或者多 個從設備之位址設定旗標不為邏輯“真”,則返回至步驟 S3,該主設備10繼續發送設定識別位址指令;若所有從 設備之位址設定旗標均為邏輯 真 ’則結束定址工作任 務,並開始執行下一工作任務。 200933373 其中,當該從設備2 0設定完其自身之識別位址後, 其位址設定旗標為邏輯“真”、控制訊號引腳為“能”, 該主設備10繼續發送設定識別位址指令給該等從設備 20、30及40,由於該從設備20之控制訊號引腳為 “能”、該從設備30之控制訊號引腳為“不能”,是 故,只有該兩從設備20及30會收到該主設備10發送之 設定識別位址指令,此時,由於該從設備20之位址設定 旗標為邏輯“真”,該從設備30之位址設定旗標為邏輯 © “假”,則該從設備20不動作,該從設備30根據主設備 10發送之設定識別位址指令設定自身之識別位址,並將 位址設定旗標設定為邏輯“真”、控制訊號引腳設定為 “能”。當該主設備10再次發送設定識別位址指令時, 由於該兩從設備20及30之控制訊號引腳均為“能”,是 故,該等從設備20、30及40均能收到該主設備10發送 之設定識別位址指令,另,該兩從設備20及30由於其位 址設定旗標均為邏輯“真”而不動作,僅從設備40根據 ®該設定識別位址指令設定自身之識別位址,並將自身之位 址設定旗標設定為邏輯“真”、控制訊號引腳設定為 “能”。此時,該主設備10判斷所有從設備20、30及 40之位址設定旗標均為邏輯“真”,即結束定址工作任 務,並開始執行下一工作任務。其中,若所有從設備 20、30及40均為初次使用,即該等從設備20、30及40 内均無識別位址,另,其位址設定旗標為邏輯“假”、控 制訊號引腳為“不能”,是故,可以刪除該步驟S1及步 驟S2,即該主設備10不需對該等從設備20、30及40發 10 200933373 除識別位址指令及將該等從設備20、30及40之位址 5又疋旗標設定為“假”、控制訊號引腳設定為“不能”, 而直接對該等從設備2G、3G及4()以廣播形式發送設定識 別位址指令即可。 办刖述主設備對從設備之定址系統及方法將從設備之 工閒I/O引腳疋義為控制訊號引腳,並透過判斷其位址 設定旗標是否為邏輯“真,’來確認該從設備是否具i識別 位址’若該從設備沒有識別位址則為其分配—識別位址, =其控制訊號引腳設定為“能,,、位址設定旗標設定為 ^ 真,從而達到為所有從設備設定識別位址之目 的該主没備對從設備之定址系統及方法不需要透過硬體 2旋轉式定址開關來對該主從設備之通訊架構中之從設 ㈣仃定址,該方法可以省去人4址之時間及減少人工 疋址之錯誤。 2料,本發明符合發明專料件,爰依法提 專=申4。m所述者僅為本發明讀 0凡熟悉本案技藝之人士,在t依本發明精 ^ : 飾或變化,皆應涵蓋於以下之申請專利範圍内。之4尤 【圖式簡單說明】 ^^本發明主設備對從設備之定址系統較 万式之不意圖。 只 定址方法之較佳實 圖2係本發明主設備對從設備之 施方式應用於圖ί中定址系統之流程圖 【主要元件符號說明】 11 200933373 主設備 10 從設備 20、30、40Address. If the user needs to set the ID address of a slave device to 26, simply rotate the corresponding ten-position rotary switch to 2, and then rotate the corresponding one-position rotary switch to 6. However, if the RS485 bus control system contains hundreds or thousands of slave devices, it is not only a waste of time to address each slave device by hardware, but it may also cause an address error. SUMMARY OF THE INVENTION In view of the above, it is necessary to provide a system and method for addressing a master device to a slave device. The system and method can eliminate the time for manual addressing ® and reduce errors in manual addressing. A master device-to-slave addressing system includes a master device and a plurality of slave devices. The slave devices are connected in series through a busbar device and are connected to the master device. Each slave device includes a control signal pin. And a storage unit, wherein the storage unit stores an address setting flag, and the master device performs the slave device by controlling the enable state of the control signal pin of the slave device and the logic value of the address setting flag. Identify the setting of the address. A method for addressing a master device to a slave device includes the following steps: 〇 the master device sends a set identification address address command to a slave device; the slave device receives the set identification address address command, and determines whether the address setting flag of the slave device is logical "true", if it is logical "true", the master device's set identification address command is not executed, and if it is logic "false", its own identification address is set according to the set identification address command sent by the master device, and The enable state of the control signal pin is set to "enable", and the address setting flag is set to logic "true"; the master device determines whether all the slave device address setting flags are 200933373 logic "true", if If the logic is "true", the address work task is terminated; and if one or more slave devices have one or more slave device address flags set to logic "false", return to the master device to the master device to the slave device The addressing system sends the step of setting a recognition address command. The foregoing master device-to-slave addressing system and method define one of the device's idle input/output pins as a control signal pin, and confirm whether the slave device is logical or not by determining whether the address setting flag is logically "false" With the identification address, if the slave device does not have an identification address, it is assigned an identification address, and the enable state of the control signal pin is set to "enable", and the address setting flag is set to logic "true". ", in order to achieve the purpose of setting the identification address for all slave devices. The master device-to-slave addressing system and method do not need to address the slave device in the communication architecture of the master-slave device through a hardware such as a rotary address switch, which can save manual addressing time and reduce manual addressing. The error. [Embodiment] Please refer to FIG. 1 , which is a schematic diagram of a preferred embodiment of a master-to-slave addressing system. The master-to-slave addressing system includes a master device 10 and three slave devices 20 and 30. And 40, the slave devices 20, 30 and 40 are connected in series through a busbar device such as an RS485 busbar device, and the slave device 20 is also connected to the master device 10 through the busbar device, the master device 10 is a computer. The slave devices 20, 30, and 40 are control devices, and each slave device includes a memory unit such as a register and a plurality of input/output (I/O) pins, and the address setting flag is stored in the register ( ID_Set Flag), the logical value of the address setting flag is used to determine whether the corresponding slave device executes the command 200933373 sent by the master device 10. In addition, in the preferred embodiment, we will each of the slave devices The idle input/output pin is defined as a control signal (Control Signal) pin. When the enable state of the control signal pin of the slave device is "not available", the control signal pin is disconnected and sent by the master device. Set The address signal cannot pass through the slave device to the next slave device. When the enable state of the slave device control signal pin is "enable", the address signal sent by the master device can pass through the corresponding slave device and reach the next slave device. The device, when the logical value of the address setting flag of the slave device is "1" or "true", the slave device does not operate, that is, does not set the identification address command sent to the master device to its identification address. When the logical value of the flag of the slave device is set to “0” or “false”, the slave device operates, that is, according to the set identification address command sent by the received master device, the identification address is set, and After identifying the address setting, set the logic value of the own address setting flag to “Γ”, “true”, and enable the enable state of the control signal pin. Among them, * the enable status of the control signal pin of the slave device The "can" or "can't" can be set by its level value. For example, the designer can select the enable state of the slave device when the control signal is high or low. , in addition, the aforementioned slave The number of the slave device can also be added or deleted according to actual needs. Referring to FIG. 2, the method for addressing the slave device of the present invention is applied to the address device of the master device to the slave device shown in FIG. The preferred embodiment of the addressing method includes the following steps: Step S1: The master device 10 sends a Clear ID command to all the slave devices 20, 30, and 40 in the form of a broadcast. Step S2: After receiving the clear identification address command from all the slave devices 20, 30 and 40 200933373, the master device 10 sets its address setting flag to logic "false" and the enable state setting of the control signal pin. "Can't (disenable), '. Step S3: The master device 10 transmits a set identification command (Set ID command), that is, an address signal, to all the slave devices 20, 30, and 40 in the form of a broadcast. Step S4: The slave device 20 receives the setting identification address address command, and determines whether the address setting flag of the own device is logical "true", and if it is logical "true", does not operate and returns to step S3. That is, the master device 10 continues to transmit the identification address command to all of the slave devices 20, 30, and 40 in the form of a broadcast. At this time, since the control signal pin of the slave device 20 is "not available", that is, disconnected, the set identification address command sent by the master device 10 can only be received by the slave device 20, and the other slave devices 30 and 40 cannot receive the setting identification address command. Step S5: If the address setting flag of the slave device 20 is logically "false", the identification address of the user is set according to the data in the setting identification address command ® sent by the master device 10, and the control signal is set. The enable state of the pin is set to "enable" to turn it on, and the address setting flag is set to logic "true". Step S6: The master device 10 determines whether the address setting flags of all the slave devices are all logically true. If the address setting flag of one or more slave devices in all the slave devices is not logically true, Then, returning to step S3, the master device 10 continues to send the set identification address address command; if all the slave device address setting flags are logically true, the address work task is terminated, and the next work task is started. 200933373 wherein, when the slave device 20 sets its own identification address, the address setting flag is logic "true" and the control signal pin is "enable", and the master device 10 continues to send the setting identification address. The instructions are given to the slave devices 20, 30, and 40. Since the control signal pin of the slave device 20 is "enable" and the control signal pin of the slave device 30 is "not available", only the slave devices 20 are provided. And 30 will receive the setting identification address command sent by the master device 10. At this time, since the address setting flag of the slave device 20 is logic "true", the address setting flag of the slave device 30 is logic © "false", the slave device 20 does not operate, and the slave device 30 sets its own identification address according to the setting identification address command sent by the master device 10, and sets the address setting flag to logical "true" and control signals. The pin is set to "energy". When the master device 10 transmits the set identification address command again, since the control signal pins of the two slave devices 20 and 30 are both "enable", the slave devices 20, 30, and 40 can receive the command. The master device 10 sends a set identification address command. In addition, the two slave devices 20 and 30 do not operate because their address setting flags are all logically true. Only the slave device 40 sets the address recognition command according to the setting. The identification address of its own, and set its own address setting flag to logic "true", and the control signal pin is set to "enable". At this time, the master device 10 judges that all the address setting flags of the slave devices 20, 30, and 40 are logical "true", that is, ends the address work task, and starts executing the next work task. If all the slave devices 20, 30, and 40 are used for the first time, that is, none of the slave devices 20, 30, and 40 have an identification address, and the address setting flag is logical "false", and the control signal is cited. If the foot is "not", the step S1 and the step S2 can be deleted, that is, the master device 10 does not need to send the slave devices 20, 30, and 40 10 200933373 except for identifying the address command and the slave device 20 Addresses 30, 30, and 40 are set to "false" and the control signal pin is set to "not", and the slave devices 2G, 3G, and 4() are directly transmitted to set the identification address. The command can be. The addressing system and method of the master device to the slave device will be defined as the control signal pin from the idle I/O pin of the device, and will be confirmed by determining whether the address setting flag is logical "true". Whether the slave device has an i-recognition address 'if the slave device does not have an identified address, it is assigned--identified address, and its control signal pin is set to "enable," and the address setting flag is set to ^true, Therefore, for the purpose of setting the identification address for all the slave devices, the addressing system and method of the master device for the slave device do not need to pass through the hardware 2 rotary address switch to address the slave device (4) in the communication architecture of the master device. This method can save the time of the person's 4 sites and reduce the error of the manual site. 2 materials, the invention meets the special materials of the invention, and is stipulated according to law. The above is only for the purpose of reading the present invention. Anyone who is familiar with the art of the present invention should be covered by the following claims. 4 (Simplified description of the drawing) ^^ The main device of the present invention is not intended to be a random access system for the slave device. Figure 2 is a flow chart of the method for applying the master device to the slave device of the present invention to the address system of the figure. [Main component symbol description] 11 200933373 Master device 10 Slave device 20, 30, 40

Ο 12Ο 12

Claims (1)

200933373 十、申請專利範圍 1. 一種主設備對從設備之定址系統,包括一主設備及複數 從設備,該等從設備之間透過一匯流排設備串接,並與該 主設備相連,其中每一從設備包括一控制訊號引腳及一存 儲單元,該存儲單元内存儲一位址設定旗標,該主設備透 過控制從設備之控制訊號引腳之使能狀態及位址設定旗標 之邏輯值來完成對該等從設備進行識別位址之設定。 2. 如專利申請範圍第1項所述之主設備對從設備之定址糸 〇統,其中該存儲單元為一寄存器。 3. 如專利申請範圍第1項所述之主設備對從設備之定址系 統,其中當該從設備之控制訊號引腳之使能狀態為“不 能”時,由該主設備發送之定址訊號不能透過該從設備而 到達下一個從設備,當該從設備之控制訊號引腳之使能狀 態為“能”時,由該主設備發送之定址訊號能透過該從設 備並到達下一個從設備;當該從設備之位址設定旗標為邏 輯“真”時,該從設備不執行該主設備發送之定址訊號, ❹當該從設備之位址設定旗標為邏輯“假”時,該從設備執 行該主設備發送之定址訊號,並於設定自身識別位址之後 將其位址設定旗標設定為邏輯“真”、控制訊號引腳之使 能狀態設定為“能”。 4. 如專利申請範圍第3項所述之主設備對從設備之定址系 統*其中當該從設備之控制訊號引腳之電平值為rfj電平 時,其使能狀態為“能”;當該從設備之控制訊號引腳之 電平值為低電平時,其使能狀態為“不能”。 5. 如專利申請範圍第3項所述之主設備對從設備之定址系 13 200933373 統,其中當該從設備之控制訊號引腳之電平值為低電平 時,其使能狀態為“能”;當該從設備之控制訊號引腳之 '電平值為高電平時,其使能狀態為“不能”。 6. 如專利申請範圍第3項所述之主設備對從設備之定址系 統’其中該主設備為'一電腦糸統。 7. 如專利申請範圍第1項所述之主設備對從設備之定址系 統,其中該主設備與從設備之間採用 RS485匯流排架 構,該匯流排設備為一 RS485匯流排設備。 ❹8.—種主設備對從設備之定址方法,包括如下步驟: 主設備向一從設備發送設定識別位址指令; 該從設備收到設定識別位址指令,並判斷自身之位址設定 旗標是否為邏輯“真”,若為邏輯“真”則不執行該主設 備之設定識別位址指令,若為邏輯“假”則根據該主設備 發送之設定識別位址指令設定自身之識別位址,並將其控 制訊號引腳之使能狀態_設定為 能、位址設定旗標設定 為邏輯“真”; ©該主設備判斷所有從設備之位址設定旗標是否均為邏輯 “真”,若為邏輯“真”則結束定址工作任務;及 若所有從設備中有一個或多個從設備之位址設定旗標為邏 輯“假”,則返回至該主設備向從設備發送設定識別位址 指令之步驟。 9.如專利申請範圍第8項所述之主設備對從設備之定址方 法,其中該主設備對從設備之定址方法於主設備向從設備 發送設定識別位址指令之前還包括: 該主設備向所有從設備發送清除識別位址指令; 14 200933373 * .該主設備將所有從設備之位址設定旗標設定為邏輯 “假”、控制訊號引腳之使能狀態設定為“不能”。200933373 X. Patent application scope 1. A positioning system for a master device to a slave device, comprising a master device and a plurality of slave devices, wherein the slave devices are connected in series through a busbar device and connected to the master device, wherein each A slave device includes a control signal pin and a memory unit, wherein the memory unit stores an address setting flag, and the master device controls the logic state of the slave signal pin and the logic of the address setting flag by controlling the slave device The value is used to complete the setting of the identification address of the slave devices. 2. The master device is addressed to the slave device as described in item 1 of the patent application, wherein the memory unit is a register. 3. The addressing device of the master device to the slave device as described in the first aspect of the patent application, wherein when the enable state of the control signal pin of the slave device is "not available", the address signal transmitted by the master device cannot be When the slave device reaches the next slave device, when the enable state of the control signal pin of the slave device is “enable”, the address signal sent by the master device can pass through the slave device and reach the next slave device; When the address setting flag of the slave device is logic "true", the slave device does not perform the address signal sent by the master device, and when the address setting flag of the slave device is logic "false", the slave The device performs the addressing signal sent by the master device, and sets the address setting flag to logic "true" after setting the self-identification address, and the enable state of the control signal pin is set to "enable". 4. The addressing device of the master device to the slave device described in item 3 of the patent application scope, wherein when the level of the control signal pin of the slave device is rfj, the enable state is "enable"; When the level of the control signal pin of the slave device is low, the enable state is "not". 5. The address of the master-to-slave device as described in item 3 of the patent application is 13 200933373, wherein when the level of the control signal pin of the slave device is low, the enable state is "can When the 'level value of the control signal pin of the slave device is high level, its enable state is "not". 6. The addressing device of the master device to the slave device as described in item 3 of the patent application scope wherein the master device is a computer system. 7. The address system of the master device to the slave device as described in the first paragraph of the patent application, wherein the master device and the slave device adopt an RS485 bus bar structure, and the bus bar device is an RS485 bus bar device. ❹ 8. The method for addressing the master device to the slave device includes the following steps: The master device sends a set identification address address command to a slave device; the slave device receives the set identification address address command, and determines its own address setting flag Whether it is logical "true", if it is logical "true", the setting identification address instruction of the master device is not executed, and if it is logic "false", setting its own identification address according to the setting identification address instruction sent by the master device And set the enable state of the control signal pin to _, the address setting flag is set to logic "true"; © the master device determines whether all slave device address setting flags are logical "true" If the logic is "true", the address work task is terminated; and if all the slave devices have one or more slave device address setting flags as logical "false", return to the master device to send the setting identification to the slave device The step of the address instruction. 9. The method for addressing a master device to a slave device according to claim 8, wherein the master device to the slave device further comprises: the master device before the master device sends the set identification address command to the slave device: Send clear identification address command to all slave devices; 14 200933373 * . The master device sets all slave device address setting flags to logic "false" and the control signal pin enable state is set to "not". 〇 15〇 15
TW97101922A 2008-01-18 2008-01-18 ID address setting system and method TW200933373A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW97101922A TW200933373A (en) 2008-01-18 2008-01-18 ID address setting system and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW97101922A TW200933373A (en) 2008-01-18 2008-01-18 ID address setting system and method

Publications (1)

Publication Number Publication Date
TW200933373A true TW200933373A (en) 2009-08-01

Family

ID=44865873

Family Applications (1)

Application Number Title Priority Date Filing Date
TW97101922A TW200933373A (en) 2008-01-18 2008-01-18 ID address setting system and method

Country Status (1)

Country Link
TW (1) TW200933373A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105049540A (en) * 2014-04-24 2015-11-11 全汉企业股份有限公司 master-slave control system and addressing method thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105049540A (en) * 2014-04-24 2015-11-11 全汉企业股份有限公司 master-slave control system and addressing method thereof
CN105049540B (en) * 2014-04-24 2018-07-17 全汉企业股份有限公司 master-slave control system and addressing method thereof

Similar Documents

Publication Publication Date Title
US6233635B1 (en) Diagnostic/control system using a multi-level I2C bus
US20050177664A1 (en) Bus system and method thereof
US20080040526A1 (en) Processing apparatus and method of modifying system configuration
US8631179B1 (en) System and method for automatically assigning bus addresses to slave devices
CN111813731B (en) Method, device, server and medium for reading memory information
JP5209461B2 (en) Data transfer between devices in an integrated circuit
CN112416841A (en) Multi-machine communication realization method based on I2C bus and multi-machine communication system
JPH02500550A (en) Method and apparatus for managing multiple lock indicators in a multiprocessor computer system
JPH02501245A (en) Method and apparatus for interconnecting buses in a multibus computer system
US20090177824A1 (en) Method and system for setting data communication addresses
CN108287804B (en) I2C controller driving method and system
US20110202702A1 (en) Method and system for pci hybrid function
JPH10293744A (en) Pci bus system
TW200907804A (en) Method for updating BIOS and computer and system using the same
TW202014904A (en) Low latency virtual general purpose input/output over i3c
US20150163046A1 (en) Clock for serial communication device
CN101308521B (en) Simulator and simulation method
JP4001511B2 (en) IC card and control method thereof
CN112463703B (en) Data receiving and transmitting control method and system of I2C bus
TW200933373A (en) ID address setting system and method
KR20100127347A (en) Apparatus and method for supporting suspend of composite network device
CN117176499A (en) Communication transmission method, device, system, equipment and medium of master-slave equipment
KR20010085633A (en) Method and apparatus for controlling multiple processors using a serial bus
CN112069113B (en) I2C device configuration method and system
JP2005303718A (en) Matrix bus connection system