TW200620018A - A method for MIMO RLCG interconnects model order reduction technique using the global Arnoldi algorithm - Google Patents
A method for MIMO RLCG interconnects model order reduction technique using the global Arnoldi algorithmInfo
- Publication number
- TW200620018A TW200620018A TW095107250A TW95107250A TW200620018A TW 200620018 A TW200620018 A TW 200620018A TW 095107250 A TW095107250 A TW 095107250A TW 95107250 A TW95107250 A TW 95107250A TW 200620018 A TW200620018 A TW 200620018A
- Authority
- TW
- Taiwan
- Prior art keywords
- global
- algorithm
- arnoldi algorithm
- rlcg
- mimo
- Prior art date
Links
Landscapes
- Complex Calculations (AREA)
Abstract
A new method for MIMO RLCG interconnects model order reduction technique using the global Arnoldi algorithm is proposed. This algorithm is an extension of the standard Arnoldi algorithm for systems with multi-inputs and multi-outputs (MIMO). Under this framework, the input matrix is treated as a stacked vector form and the global Arnoldi algorithm will be the standard Arnoldi algorithm applied to a new matrix pair. It will be shown that this new matrix Krylov subspace, generated from the Frobenius orthonormalization process, indeed is the union of system moments. By employing the congruence transformation with this matrix Krylov subspace, the onesided projection method can be used to construct a reduced-order system. In comparison with the existing block Arnoldi algorithm, it can be proven that transfer matrices of both reduced system will be identical. However, the computation complexity of the global Arnoldi algorithm seems to be cheaper. Connections of the reduced system and the original RLCG interconnect circuits are developed. The transfer matrix residual error of the reduced system is derived analytically. This error information will be a guideline for the order selection scheme. Experimental results demonstrate the feasibility and the effectiveness of the proposed method.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095107250A TW200620018A (en) | 2006-03-03 | 2006-03-03 | A method for MIMO RLCG interconnects model order reduction technique using the global Arnoldi algorithm |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095107250A TW200620018A (en) | 2006-03-03 | 2006-03-03 | A method for MIMO RLCG interconnects model order reduction technique using the global Arnoldi algorithm |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200620018A true TW200620018A (en) | 2006-06-16 |
TWI312122B TWI312122B (en) | 2009-07-11 |
Family
ID=45072536
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095107250A TW200620018A (en) | 2006-03-03 | 2006-03-03 | A method for MIMO RLCG interconnects model order reduction technique using the global Arnoldi algorithm |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW200620018A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI475415B (en) * | 2007-07-23 | 2015-03-01 | Synopsys Inc | Architectural physical synthesis |
TWI716079B (en) * | 2019-05-09 | 2021-01-11 | 大陸商長江存儲科技有限責任公司 | Simulation method for use in functional equivalence check |
-
2006
- 2006-03-03 TW TW095107250A patent/TW200620018A/en not_active IP Right Cessation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI475415B (en) * | 2007-07-23 | 2015-03-01 | Synopsys Inc | Architectural physical synthesis |
TWI716079B (en) * | 2019-05-09 | 2021-01-11 | 大陸商長江存儲科技有限責任公司 | Simulation method for use in functional equivalence check |
US11170147B2 (en) | 2019-05-09 | 2021-11-09 | Yangtze Memory Technologies Co., Ltd. | Simulation method for use in functional equivalence check |
Also Published As
Publication number | Publication date |
---|---|
TWI312122B (en) | 2009-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2007022402A3 (en) | Simulation of systems | |
CN103106182B (en) | Minor structure is generated using automatic multi-step substructuring | |
WO2005036591A3 (en) | System and method for using first-principles simulation to facilitate a semiconductor manufacturing process | |
EP4235462A3 (en) | Depth concatenation using a matrix computation unit | |
WO2009002949A3 (en) | System, method and apparatus for predictive modeling of specially distributed data for location based commercial services | |
WO2008112802A3 (en) | System and method for 2-d to 3-d image conversion using mask to model, or model to mask, conversion | |
WO2007084288A3 (en) | Algorithmic electronic system level design platform | |
JP2011512590A5 (en) | ||
CA2665929A1 (en) | Method and apparatus for geomodel uplayering | |
WO2011069847A3 (en) | Design method for subsea equipment subject to hydrogen induced stress cracking | |
NO20075972L (en) | Method, program and computer system for paleo-channel modeling | |
TW200620018A (en) | A method for MIMO RLCG interconnects model order reduction technique using the global Arnoldi algorithm | |
CN109716302A (en) | Method and apparatus for redundant data processing | |
CN103269256B (en) | The ageing analysis method of message in safe coding communication system | |
WO2007067956A3 (en) | System and method for multiple-factor selection | |
TW200636475A (en) | Method for enabling or disabling a peripheral maintaining electrically connected to a computer system | |
WO2008126196A1 (en) | Simulation control program, recording medium, simulator and simulation control method | |
WO2016178972A3 (en) | Physics-based computational methods for predicting compound solubility | |
GB2468432A (en) | Integrated engineering analysis system | |
TW200701014A (en) | Method of global lanczos algorithm to simplify multiple-input and multiple-output interconnection circuit system | |
Shaker | Generalized frequency-interval balanced model reduction method | |
Aithal et al. | Direct numerical simulation of a turbulent flow over a curved ramp using FastRK3 | |
CN105099466A (en) | CRC (Cyclic Redundancy Check) matrix generating method for 128bit parallel data | |
WO2004107828A3 (en) | Method for simulation of electronic circuits and n-port systems | |
Zhang et al. | Truncation error calculation based on Richardson extrapolation for variable-step collaborative simulation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |