SU1443192A1 - Multichannel arrangement for transmitting and receiving discrete messages - Google Patents

Abstract

FIELD: radio engineering and communication, m. used in the transmission of data, telegraphy, in networks of exchange between computers. The purpose of the invention is to increase the capacity of the link, while at the same time reducing the connection establishment time. In order to achieve the goal, the device defines 13 position numbers, the 4 address – position converter, the transmission signal converter 15, the reception signal converter 16 and the cycle counter 21. The operation of the device is controlled by the distributor 7 generating the rate of formation of addresses and read signals . The determiner 13 compares the call address with the address signal. As a result of the comparison, the position numbers assigned to the channel are determined. If there is a number of positions greater than or equal to the required one, then the process goes further in the direction of establishing the connection. 1 il. (P

Description

c-i fer

4 j

00

CD to

11443192

The invention relates to radio engineering and communications, in particular to multichannel message transmission systems with time channel multiplexing, and can be used in the transmission of telegraphy data, in networks of exchange between computers,.

The aim of the invention is to improve and

st in my

re

tempo signals forming addresses and read signals.

Further analysis of the operation of the device will be considered in relation to the cyclic structure of signals, carried out in the device by the counter 21.

Cycle 21 — Call Detection, Channel Definition, Definition

the capacity of the line St. - 10 addresses of the caller.

zi with a simultaneous decrease in connection set-up time.

The drawing shows a structural electrical circuit of a multi-channel device for transmitting and receiving discrete messages.

The multichannel device contains M agreeables; their blocks 1, transmitter 2 of code 5 transmitter 3 of service signal, analyzer 4 output, block 5 of compr -20 of which is registered line with line, receiver 6 of code, distributor 7, codec 8 of code independent channels5 codec 9 code-dependent channels, selector 10 call register

Cycle 2 — recording position numbers in memory block 12.

In the determiner 13, the call address is compared with the address

35

11 addresses, a memory block 12, defined by a 25 signal. As a result of the comparison, the optics 13 position numbers, - the transducer 14, the address of the position, the transducer of the transmit signals 15, the transducer of the receive signals 16, the write block 17: to the register-addresses, the determinant of the 18 free channel positions, the driver 19 service positions, a determinant of 20 group channel states and a counter of 21 cycles.

A multichannel device for transmitting and receiving discrete messages operates as follows.

In the initial state, from the subscribers and subscriber panels of the station, 40 outgoing signals (logical O signals) are transmitted to the multichannel device, which are reproduced in the group signal of the transmission at the output of the selector 10, and in the group signal at the output of the converter 16. 5 Accordingly, the device also Transmits signals to the pitch (signals are logically determined by the position numbers assigned to the channel.

The identifier 20, by analyzing the identification circuit, determines how many free positions are needed to establish a connection through a given channel, compares the required number of free positions with the available ones and, depending on the result, generates a corresponding signal at its output.

If there is a number of positions greater than or equal to the required one, then the process goes further in the direction of establishing a connection.

The position numbers of the call are entered in block 12, if free.

Cycle 3 - write the numbers of positions in the address register 11.

Block 17 provides for rewriting the numbers of positions assigned to this channel from block 12 to register 11 to place free channel positions. The signal mark free positions comes from the determinant 18.

O) in the direction of subscribers through codecs 8 or 9 and the corresponding matching unit 1 and in the direction of the opposite device through the interface 5 block.

The 20 state determiner, analyzing the address signal from register 11, continuously monitors the number of free positions in the channel, marking this number at the beginning of each next cycle. The operation of the device is controlled by the distributor 7, which produces

Let the call signal come from the corresponding matching unit 1 (signal logical 1). This signal in the form of a positive pulse is reproduced at the information input of the selector 10. The selector 10 generates a call pulse.

In the determiner 13, the subscriber’s address is memorized, the call

which is registered

Cycle 2 — recording position numbers in memory block 12.

In the determiner 13, the call address is compared with the address

signal. As a result of comparison,

Position numbers assigned to a given channel are determined.

The identifier 20, by analyzing the identification circuit, determines how many free positions are needed to establish a connection through a given channel, compares the required number of free positions with the available ones and, depending on the result, generates a corresponding signal at its output.

If there is a number of positions greater than or equal to the required one, then the process goes further in the direction of establishing a connection.

The position numbers of the call are entered in block 12, if free.

Cycle 3 - write the numbers of positions in the address register 11.

Block 17 provides for rewriting the numbers of positions assigned to this channel from block 12 to register 11 to place free channel positions. The signal mark free positions comes from the determinant 18.

Position numbers are recorded in free channel positions.

After this operation, the indicated channel positions are marked as occupied (the polarity at the output of block 1 in the signal is changed), which ensures the operation of the converter 14, which blocks the selector 10 at the positions of codecs 8 or 9,

to prevent re-servicing of the same call; resetting the selector 10, the block 12 of the converter 14 and the determinant 20; removing the blocking signal from the transmitter 2.

The latter ensures the conversion of the parallel code recorded in the register 11 - the address of the channel positions on which the call came, to the serial code, as well as the transfer of this code - the address to the block 5. The address code is transmitted by the equipment

unit 5 and enters the communication channel 15 to the first input of the recording unit in the register on the opposite set of the device address, the output of which is connected to va, is transmitted by a similar unit 5 of this device to the input of the receiver 6. Receiver 6

the first address input of the address register, the setup input of which is combined with the first inputs of the Receiver and

serial conversion code transmitter code 20 and connected-to output

addresses in parallel. Parallel code - the address is recorded in register 11. The last operation completes the process of establishing a connection, the channel is ready for the exchange of service signals and information. In this case, the converter 15 performs a continuous rewrite coming from the corresponding matching unit 1 through codec 8 or 9 of information from the position of the group channel state remainder.

the deck at the channel position occupied for this connection. Accordingly, the converter 16 continuously overwrites the information received at the channel positions from the interface unit 5 with the line 6 at the decoder position. The rewritten signal through the switch in the transmitter 3, through codecs 8 and 9, goes to the corresponding matching unit 1, where it is heard about the state of the group channel at the telegraph output.

After the exchange of information, when the analyzer 4 receives the end call signals from both sides, the last

The key is connected to the prohibitor input of the service signal, the enable input of which is connected to the enable input of the address register and with the authorization generates a signal that sets the output of the code receiver to synchronize the transmitter 2, the receiver 6 and the register 11,

If — when a call arrives — the identifier 20 outputs a signal, the channel terminating output of the interface unit is connected to the distributor installation input, which is different from the fact that, in order to increase the capacity of the communication line while reducing the connection establishment time, position number reducer, address transformer — position, loop counter, transmit signal transducer and reception signal transducer, with the inputs for receiving codec independent channels and codec for code-dependent channels bedineny and podklyun t, generator 19 will generate at its output the signal Zan, kotorsh through codecs 8 and 9 vschel on a corresponding matching block will be transmitted to the subscriber.

Claims (1)

Invention Formula „ A multichannel device for transmitting and receiving discrete messages, containing M matching blocks, code transmitter, small signal transmitter, analyzer disconnect, line interface unit, code receiver, distributor, independent code channel codec, code dependent channel codec, call selector, address registrar, memory block, write register to the address register, the determinant of free channel positions, the driver of service positions and the determinant of the state of the group channel, the address output of the memory unit being connected to the first input of the write block to the address register, the output of which is connected to the first address input of the address register, the setup input of which is combined with the first inputs of the Receiver and the analyzer is disconnected, the second address input of the address register is connected to the address output of the code receiver, the address output of the address register is connected to the 25th input of the free channel determinant. positions and with the address input of the code transmitter, the permitting input of which is combined with the counting inputs of the write block in the address register and op5 and connected to the output of the free channel positions determiner, the output of the free channel positions determinant, the output of the group channel state determinant and its gate input are connected respectively to the enable input of the writing unit to the address register and the call selector output, in addition, determine the state of the group channel under- The key is connected to the prohibitive input of the service signal transmitter, the permissive input of which is connected to the permissive input of the address register and to the permissive output of the code receiver, synchronized 50 55 The output output of the interface unit is connected to the installation input of the distributor, characterized in that, in order to increase the capacity of the communication line with a simultaneous decrease in connection establishment time, the position number reference is entered, the address transformer is the position, the counter cycles, a transmission signal converter and a reception signal converter, where the inputs of the codec codec channel and the codec dependent channels are combined and connected to the 5t4 to the output of the signaling transmitter ,, the outputs of the codec codec channel reception and the codec codec channels codec are combined and connected to the combined inputs of all M matching-blocks5 transmission inputs of the codec independent channels and codec codec independent channels combined and connected to the combined I pynnoBbH i outputs all M matching blocks; 3 transmission outputs of the codec of the code-independent channels and the codec of the code-dependent channels are combined, connected to the combined information inputs of the signal converter Transmission and selector call, installation, the input of which is connected to single-input inputs of the position number selector, the nas-fflTHj block of the channel state determinant and connected to the output of the cycle counter, the input of which is connected to the suppressor of the number identifier. to the permissive output of the block. The address whose input is connected to the address. the output of the determinant of numbers position -1yr gate input which is connected to the output of the selector. call 5 permitting the input of the determinant of numbers posktsSh connected to the output the channel state determiner, and the gate output of the position number determinator is connected to the transmitter gate input of the service signal, whose information input is connected to the output of the receive signal converter, whose information input is combined with the information input of the code receiver and the first information input of the analyzer the output of the interface unit with the line, the input of which is combined with the second information input of the analyzer, and connected to the output of the code transmitter, and The information input of which is connected to the output of a transmission signal converter, whose address input is combined with the same inputs of the transmitter of a code5 receiving signal converter and the address converter is a position, whose recording input is connected to the output of the free channel positions determinant, and the output of the address converter is a position connected to the selector lock input call, and the combined address inputs of all M matching blocks are connected to the address output of the distributor.