SU1378074A1 - Apparatus for correlation rg of n-channel group signal - Google Patents

Abstract

The invention relates to radio engineering and communications. The purpose of the invention is to improve the accuracy of processing in the condition of impulse noise. The device contains r-1 address signals. comparator 2, key 3, blocks 4 and 5 delays, for the mixer for 6 circuits of multipliers (Y) 7 and 8 low-pass filters (LPF) 8, N circuits consisting of Y 9, LPFS 10 and comparators 11, as well as a driver 12 of the auxiliary signal, consisting of N I 13 and adder 14. When transmitting binary code elements over N channels, they form a group signal based on a linear multiplex with address signals by Walsh functions that interfere with the passage of the communication line. The input of the device receives the sum of the signal and interference in the form of normal noise and impulse noise. 1 il. with

Description

BUT

00

00

eleven

The invention relates to radio engineering and communications, can be used in multichannel binary information transmission systems under the condition of powerful impulse noise.

The purpose of i-acquisition is to increase the processing accuracy under the conditions of the effect of impulse noise in the communication channel.

The drawing shows a structural electrical circuit of a device for the correlation processing of an N-channel group signal.

The device contains a generator of 1 address signals, the first Compara-. torus 2, key 3, first and second blocks A and 5 delays, switch 6, N chain of first multipliers 7 and first low-pass filters 8, N circuits consisting of second multipliers 9, second low-pass filters 10 and second comparators 11, as well as an auxiliary signal driver 12, consisting of N third multipliers 13 and an adder 14.

The correlation processing device for the N-channel multicast signal operates as follows

When transmitting binary code elements over N channels, a group signal is formed on the basis of linear multiplexing with address signals, the Walsh function, which is exposed to interference when passing a communication line, and the input of the device receives a signal as a sum of a group signal.

The group signal is fed to the inputs of the first comparator 2 and key 3. In the presence of a key 3 on the control input of the trigger signal of the first comparator 2, the output signal of the key

Ch 3 is zero, and in the absence of a trigger signal it is equal to the input group signal. A trigger occurs at the output of the first comparator 2, when the signal value due to the presence of an interference pulse is outside the upper or lower trigger threshold, i.e. The first 3 ombarator 2 is double-threshold, with the upper and lower thresholds equal in magnitude and opposite in sign.

The group signal comes from the output of the key 3 to the combined inputs of the second multipliers 9. To their other

Q

5 0 5

about

five

0

five

0

five

the inputs receive periodic address signals from the output of the generator 1. The signals from the outputs of the second multipliers 9 are fed to the inputs of the second filters 10, where they are integrated, the integration results are stored for a time equal to the block length of the group signal. The signals from the outputs of the second filters 10 are fed to the inputs of the second Comparators 11 with a zero threshold, the Group signal from the output of the key 3 is fed to the input of the first block 4, where it is delayed by a time equal to the block length of the group signal.

Claims (1)

From the outputs of the second kbm parator 11, the signals arrive at the inputs of the third multipliers 13 of the generator 12, where they multiply with the address signals received at their other inputs about the outputs of the generator 1. The signals from the outputs of the third multipliers 13 are summed in the adder 14, the signal at the output of the adder 14 Evaluation of the group signal. This signal arrives at the first input of switch 6. The control input of switch 6 receives the signal of the first comparator 2 triggered by the second block 5. Switch 6 works in a way that the stroke is received from the first or second input, respectively, in the presence or absence of a signal at the control input. Thus, the signal at the output of the switch 6 is delayed by a time equal to the block length of the group signal, the input group signal, in which the areas affected by the interference pulses are reconstructed by replacing the sections of the auxiliary group signal based on the preliminary processing of the entire group signal . The output signal from the switch b goes to the combined inputs of the first multipliers 7. Their other inputs receive address signals from the outputs, the generator 1 turns. The output signals from the first multipliers 7 are fed to the inputs of the first filters 8, where they are integrated. The signals at the outputs of the first filters B are received by the receiver as information signals. Invention Formula A correlation processing device for an N-channel baseband signal containing a key, between the information and reference inputs of which the first comparator is turned on, as well as N circuits of the first multiplier connected in series and the first low-pass filter (where N 8), address signal generator, N The outputs of which are connected to the first inputs of the corresponding N first multipliers, the second inputs of which are combined, characterized in that, in order to increase the processing accuracy in the condition of impulse noise in the communication channel , the auxiliary signal shaper, the first and second delay blocks, the N circuits of the second multiplier connected in series, the second following low pass filter and the second comparator, and the switch, whose output is connected to the second input of the first multiplier, are entered, are combined with the first inputs of the corresponding N second multipliers and with N inputs of the driver. The auxiliary signal, the N information inputs of which are connected to the outputs of the corresponding N comparators, is the second, the inputs N of the second multipliers are combined with the input of the first delay unit and connected to the output of the key, the control input of which is combined with the input of the second delay unit whose output is connected to the control the input of the switch, the first and second inputs of which are connected to the outputs of the auxiliary signal generator and the first delay block, respectively, the auxiliary signal generator containing N one-third of the multipliers. The outputs of which are connected to the 3 inputs of the sumattor, the output of which is the output of the auxiliary signal generator, the N inputs of which are the first inputs of the N third multipliers, the second inputs of which are the N information input of the auxiliary signal generator.