SG11201906390SA - Method and device for bonding substrates - Google Patents
Method and device for bonding substratesInfo
- Publication number
- SG11201906390SA SG11201906390SA SG11201906390SA SG11201906390SA SG11201906390SA SG 11201906390S A SG11201906390S A SG 11201906390SA SG 11201906390S A SG11201906390S A SG 11201906390SA SG 11201906390S A SG11201906390S A SG 11201906390SA SG 11201906390S A SG11201906390S A SG 11201906390SA
- Authority
- SG
- Singapore
- Prior art keywords
- substrate
- amorphous
- layers
- layer
- bonding
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title abstract 9
- 238000000034 method Methods 0.000 title abstract 3
- 230000005855 radiation Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/185—Joining of semiconductor bodies for junction formation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
- H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
- H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02356—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment to change the morphology of the insulating layer, e.g. transformation of an amorphous layer into a crystalline layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02592—Microstructure amorphous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
Abstract
Method and device for bonding substrates A method is proposed for bonding a first substrate (1,6) with a second substrate (2), with the following sequence: - production of a first amorphous layer (1a,6a) on the first substrate (1,6) and/or production of a second amorphous layer (2a) on the second substrate (2), - bonding of the first substrate (1,6) with the second substrate (2) at the amorphous layer (1a,2a,6a) or at the amorphous layers (1a,2a,6a) to form a substrate stack (3), - irradiation of the amorphous layer (1a,2a,6a) or the amorphous layers (1a,2a,6a) with radiation (5) in such a way that the amorphous layer (1a,2a,6a) or the amorphous layers (1a,2a,6a) is/are transformed into a crystalline layer or crystalline layers. See in this regard fig. 1a
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/EP2017/053918 WO2018153434A1 (en) | 2017-02-21 | 2017-02-21 | Method and device for bonding substrates |
Publications (1)
Publication Number | Publication Date |
---|---|
SG11201906390SA true SG11201906390SA (en) | 2019-08-27 |
Family
ID=58108607
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG11201906390SA SG11201906390SA (en) | 2017-02-21 | 2017-02-21 | Method and device for bonding substrates |
Country Status (7)
Country | Link |
---|---|
US (2) | US10971365B2 (en) |
EP (1) | EP3586356B1 (en) |
JP (1) | JP2020508564A (en) |
KR (1) | KR102615398B1 (en) |
CN (1) | CN110235223A (en) |
SG (1) | SG11201906390SA (en) |
WO (1) | WO2018153434A1 (en) |
Family Cites Families (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2857480B2 (en) | 1990-01-10 | 1999-02-17 | 株式会社リコー | Method for manufacturing semiconductor film |
US5441776A (en) | 1993-11-08 | 1995-08-15 | Sterling; Rodney D. | Silicon dioxide bonding layers and method |
US20010045352A1 (en) * | 1998-05-14 | 2001-11-29 | Robinson Raymond S. | Sputter deposition using multiple targets |
US6534381B2 (en) * | 1999-01-08 | 2003-03-18 | Silicon Genesis Corporation | Method for fabricating multi-layered substrates |
US6881644B2 (en) * | 1999-04-21 | 2005-04-19 | Silicon Genesis Corporation | Smoothing method for cleaved films made using a release layer |
JP4450126B2 (en) * | 2000-01-21 | 2010-04-14 | 日新電機株式会社 | Method for forming silicon crystal thin film |
FR2817395B1 (en) * | 2000-11-27 | 2003-10-31 | Soitec Silicon On Insulator | METHOD FOR MANUFACTURING A SUBSTRATE, IN PARTICULAR FOR OPTICS, ELECTRONICS OR OPTOELECTRONICS AND SUBSTRATE OBTAINED THEREBY |
US6497763B2 (en) * | 2001-01-19 | 2002-12-24 | The United States Of America As Represented By The Secretary Of The Navy | Electronic device with composite substrate |
US7192841B2 (en) * | 2002-04-30 | 2007-03-20 | Agency For Science, Technology And Research | Method of wafer/substrate bonding |
JP3774782B2 (en) * | 2003-05-14 | 2006-05-17 | 富士通メディアデバイス株式会社 | Manufacturing method of surface acoustic wave device |
US7165712B2 (en) * | 2003-10-23 | 2007-01-23 | Siemens Power Generation, Inc. | Transient liquid phase bonding to cold-worked surfaces |
JP2005288673A (en) * | 2004-04-06 | 2005-10-20 | Mitsubishi Heavy Ind Ltd | Device for manufacturing micro-structure |
US7410882B2 (en) * | 2004-09-28 | 2008-08-12 | Palo Alto Research Center Incorporated | Method of manufacturing and structure of polycrystalline semiconductor thin-film heterostructures on dissimilar substrates |
US7565996B2 (en) * | 2004-10-04 | 2009-07-28 | United Technologies Corp. | Transient liquid phase bonding using sandwich interlayers |
JP2006187685A (en) * | 2004-12-28 | 2006-07-20 | Fuji Xerox Co Ltd | Microstructure, microreactor, heat exchanger and manufacturing method of microstructure |
US8138061B2 (en) * | 2005-01-07 | 2012-03-20 | International Business Machines Corporation | Quasi-hydrophobic Si-Si wafer bonding using hydrophilic Si surfaces and dissolution of interfacial bonding oxide |
JP4934966B2 (en) * | 2005-02-04 | 2012-05-23 | 株式会社Sumco | Manufacturing method of SOI substrate |
US7462552B2 (en) | 2005-05-23 | 2008-12-09 | Ziptronix, Inc. | Method of detachable direct bonding at low temperatures |
US20080035707A1 (en) * | 2006-08-14 | 2008-02-14 | The Regents Of The University Of California | Transient-liquid-phase joining of ceramics at low temperatures |
JP4172806B2 (en) * | 2006-09-06 | 2008-10-29 | 三菱重工業株式会社 | Room temperature bonding method and room temperature bonding apparatus |
US8993410B2 (en) * | 2006-09-08 | 2015-03-31 | Silicon Genesis Corporation | Substrate cleaving under controlled stress conditions |
FR2921749B1 (en) * | 2007-09-27 | 2014-08-29 | Soitec Silicon On Insulator | METHOD FOR MANUFACTURING A STRUCTURE COMPRISING A SUBSTRATE AND A LAYER DEPOSITED ON ONE OF ITS FACES |
KR101499175B1 (en) * | 2007-10-04 | 2015-03-05 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Method for manufacturing semiconductor substrate |
FR2938120B1 (en) * | 2008-10-31 | 2011-04-08 | Commissariat Energie Atomique | PROCESS FOR FORMATION OF A MONOCRYSTALLINE LAYER IN THE MICROELECTRONIC DOMAIN |
SG182208A1 (en) * | 2008-12-15 | 2012-07-30 | Semiconductor Energy Lab | Manufacturing method of soi substrate and manufacturing method of semiconductor device |
US8247317B2 (en) * | 2009-09-16 | 2012-08-21 | Applied Materials, Inc. | Methods of solid phase recrystallization of thin film using pulse train annealing method |
KR101927559B1 (en) | 2011-08-30 | 2018-12-10 | 에베 그룹 에. 탈너 게엠베하 | Method for permanently bonding wafers by a connecting layer by means of solid-state diffusion or phase transformation |
US9492990B2 (en) | 2011-11-08 | 2016-11-15 | Picosys Incorporated | Room temperature glass-to-glass, glass-to-plastic and glass-to-ceramic/semiconductor bonding |
FR2983342B1 (en) * | 2011-11-30 | 2016-05-20 | Soitec Silicon On Insulator | METHOD FOR MANUFACTURING A HETEROSTRUCTURE LIMITING THE DEFECT FORMATION AND HETEROSTRUCTURE THUS OBTAINED |
WO2013129572A1 (en) * | 2012-02-29 | 2013-09-06 | 京セラ株式会社 | Composite substrate |
FR2995445B1 (en) * | 2012-09-07 | 2016-01-08 | Soitec Silicon On Insulator | METHOD OF MANUFACTURING A STRUCTURE FOR SUBSEQUENT SEPARATION |
US9315417B2 (en) | 2013-02-17 | 2016-04-19 | Invenias Inc | Attachment of a cap to a substrate-based device with in situ monitoring of bond quality |
EP2994935A1 (en) | 2013-07-05 | 2016-03-16 | EV Group E. Thallner GmbH | Method for bonding metallic contact areas with dissolution of a sacrificial layer applied on one of the contact areas in at least one of the contact areas |
JP6061251B2 (en) * | 2013-07-05 | 2017-01-18 | 株式会社豊田自動織機 | Manufacturing method of semiconductor substrate |
SG11201607719TA (en) | 2014-04-01 | 2016-11-29 | Ev Group E Thallner Gmbh | Method and device for the surface treatment of substrates |
JP6152827B2 (en) * | 2014-05-16 | 2017-06-28 | 株式会社豊田自動織機 | Manufacturing method of semiconductor substrate |
WO2015191112A1 (en) | 2014-06-09 | 2015-12-17 | Dirtt Environmental Solutions Inc. | Associating computer-executable objects with timber frames within an architectural design environment |
US10083854B2 (en) | 2014-06-24 | 2018-09-25 | Ev Group E. Thallner Gmbh | Method and device for surface treatment of substrates |
US20170025306A1 (en) * | 2015-07-21 | 2017-01-26 | Sunedison Semiconductor Limited (Uen201334164H) | Methods for preparing layered semiconductor structures and related bonded structures |
US20180104765A1 (en) * | 2016-10-13 | 2018-04-19 | United Technologies Corporation | Hybrid component and method of making |
-
2017
- 2017-02-21 EP EP17706731.1A patent/EP3586356B1/en active Active
- 2017-02-21 KR KR1020197022649A patent/KR102615398B1/en active IP Right Grant
- 2017-02-21 CN CN201780085913.XA patent/CN110235223A/en active Pending
- 2017-02-21 JP JP2019542366A patent/JP2020508564A/en active Pending
- 2017-02-21 WO PCT/EP2017/053918 patent/WO2018153434A1/en unknown
- 2017-02-21 SG SG11201906390SA patent/SG11201906390SA/en unknown
- 2017-02-21 US US16/481,994 patent/US10971365B2/en active Active
-
2021
- 2021-02-12 US US17/174,692 patent/US11862466B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US11862466B2 (en) | 2024-01-02 |
KR20190117507A (en) | 2019-10-16 |
KR102615398B1 (en) | 2023-12-18 |
CN110235223A (en) | 2019-09-13 |
JP2020508564A (en) | 2020-03-19 |
US20210202251A1 (en) | 2021-07-01 |
EP3586356A1 (en) | 2020-01-01 |
US10971365B2 (en) | 2021-04-06 |
US20190393037A1 (en) | 2019-12-26 |
WO2018153434A1 (en) | 2018-08-30 |
EP3586356B1 (en) | 2023-11-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MY185883A (en) | Perovskite material layer processing | |
WO2015156871A3 (en) | Non-destructive wafer recycling for epitaxial lift-off thin-film device using a superlattice epitaxial layer | |
TW201612964A (en) | Semiconductor device and semiconductor device manufacturing method | |
WO2015196066A3 (en) | Method for the fabrication and transfer of graphene | |
TW201714253A (en) | Method of making embedded memory device with silicon-on-insulator substrate | |
WO2015116297A3 (en) | Sequential processing with vapor treatment of thin films of organic-inorganic perovskite materials | |
TW201614811A (en) | Nanocrystalline diamond carbon film for 3D NAND hardmask application | |
TW201614840A (en) | Semiconductor device and method for fabricating the same | |
SG11201901050SA (en) | Method and device for aligning substrates | |
GB2529953A (en) | Nanostructures and nanofeatures with Si (111) planes on Si (100) wafers for III-N epitaxy | |
JP2019528225A5 (en) | ||
WO2015156891A3 (en) | Method of providing a flexible semiconductor device and flexible semiconductor device thereof | |
PH12018500798B1 (en) | First protective film-forming sheet, method for forming first protective film, and method for manufacturing semiconductor chip | |
WO2015116770A3 (en) | Bottom-up ultra-thin functional optoelectronic films and devices | |
PH12018502573A1 (en) | Light-dimming laminate and double glass | |
TW201612956A (en) | Method of depositing a layer, method of manufacturing a transistor, layer stack for an electronic device, and an electronic device | |
SG11201808374TA (en) | Method for manufacturing semiconductor device | |
MY191753A (en) | Polishing pad with foundation layer and window attached thereto | |
GB2541146A (en) | Method of manufacturing a germanium-on-insulator substrate | |
WO2017034645A3 (en) | Method of providing an electronic device and electronic device thereof | |
GB2534675A8 (en) | Compound semiconductor device structures comprising polycrystalline CVD diamond | |
SG11201805403RA (en) | Method for fabrication of a monocrystalline piezoelectric layer and microelectronic, photonic or optical device comprising such a layer | |
EP3734678A4 (en) | Perovskite film layer, device and manufacturing method for effectively improving efficiency of light-emitting device | |
PT3875248T (en) | Method for producing a three-dimensional structure on a surface of a flat substrate, resulting substrate, and device for producing the substrate according to the method | |
EP3886161A4 (en) | Semiconductor package substrate and method for producing same |