SG11201808074PA - Control modules, multi-level data storage devices, multi-level data storage methods, and computer readable media - Google Patents

Control modules, multi-level data storage devices, multi-level data storage methods, and computer readable media

Info

Publication number
SG11201808074PA
SG11201808074PA SG11201808074PA SG11201808074PA SG11201808074PA SG 11201808074P A SG11201808074P A SG 11201808074PA SG 11201808074P A SG11201808074P A SG 11201808074PA SG 11201808074P A SG11201808074P A SG 11201808074PA SG 11201808074P A SG11201808074P A SG 11201808074PA
Authority
SG
Singapore
Prior art keywords
level
data storage
international
singapore
data
Prior art date
Application number
SG11201808074PA
Inventor
Chao Jin
Weiya Xi
Khai Leong Yong
Original Assignee
Agency Science Tech & Res
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency Science Tech & Res filed Critical Agency Science Tech & Res
Publication of SG11201808074PA publication Critical patent/SG11201808074PA/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023Free address space management
    • G06F12/0238Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/10File systems; File servers
    • G06F16/18File system types
    • G06F16/185Hierarchical storage management [HSM] systems, e.g. file migration or policies thereof
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0602Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061Improving I/O performance
    • G06F3/0611Improving I/O performance in relation to response time
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0628Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0646Horizontal data movement in storage systems, i.e. moving data in between storage devices or systems
    • G06F3/0647Migration mechanisms
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0668Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0683Plurality of storage devices
    • G06F3/0685Hybrid storage combining heterogeneous device types, e.g. hierarchical storage, hybrid arrays
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/22Employing cache memory using specific memory technology
    • G06F2212/222Non-volatile memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/26Using a specific storage system architecture
    • G06F2212/261Storage comprising a plurality of storage devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72Details relating to flash memory management
    • G06F2212/7207Details relating to flash memory management management of metadata or control data

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Data Mining & Analysis (AREA)
  • Databases & Information Systems (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Storage Device Security (AREA)

Abstract

Controlmodule Access determination circuit Memory controller 106 Level management circuit 104 (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT) (19) World Intellectual Property Organization International Bureau (10) International Publication Number (43) International Publication Date WO 2017/164809 Al 28 September 2017 (28.09.2017) WIPO I PCT (51) International Patent Classification: GOOF 12/08 (2016.01) (21) International Application Number: PCT/SG2017/050128 (22) International Filing Date: 15 March 2017 (15.03.2017) (25) Filing Language: English (26) Publication Language: English (30) Priority Data: 10201602294V 23 March 2016 (23.03.2016) SG (71) Applicant: AGENCY FOR SCIENCE, TECHNOLOGY AND RESEARCH [SG/SG]; 1 Fusionopolis Way, #20-10 Connexis North Tower, Singapore 138632 (SG). (72) Inventors: JIN, Chao; c/o Data Storage Institute, 2 Fu- sionopolis Way, #08-01, Innovis, Singapore 138634 (SG). XI, Weiya; c/o Data Storage Institute, 2 Fusionopolis Way, #08-01, Innovis, Singapore 138634 (SG). YONG, Khai Leong; c/o Data Storage Institute, 2 Fusionopolis Way, #08-01, Innovis, Singapore 138634 (SG). (74) Agent: SPRUSON & FERGUSON (ASIA) PTE LTD; P.O. Box 1531, Robinson Road Post Office, Singapore 903031 (SG). (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW. (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG). Declarations under Rule 4.17: of inventorship (Rule 4.17(iv)) Published: — with international search report (Art. 21(3)) (54) Title: CONTROL MODULES, MULTI-LEVEL DATA STORAGE DEVICES, MULTI-LEVEL DATA STORAGE METH- ODS, AND COMPUTER READABLE MEDIA 1111111111111101110101011111010111110 01111001111111101101110111111111110111111 W O 20 17 / 16 4809 Al Figure 1A r ..1013 (57) : A control module for a multi-level data storage device having a plurality of memory devices is disclosed. The control module may in- clude: an access determination circuit configured to determine that access has been made to a piece of data stored on at least one of the plurality of memory devices, the piece of data associated with a level being one of a first level, a second level, or a third level; a level management circuit con- figured to change the level from the third level to the second level or from the second level to the first level upon determining that access has been made to the piece of data; and a memory controller configured to promote the piece of data in re- sponse to whether the level is the first level, the second level or the third level, wherein at least two levels of the first level, the second level, and the third level are associated with one of the plurality of memory devices.
SG11201808074PA 2016-03-23 2017-03-15 Control modules, multi-level data storage devices, multi-level data storage methods, and computer readable media SG11201808074PA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SG10201602294V 2016-03-23
PCT/SG2017/050128 WO2017164809A1 (en) 2016-03-23 2017-03-15 Control modules, multi-level data storage devices, multi-level data storage methods, and computer readable media

Publications (1)

Publication Number Publication Date
SG11201808074PA true SG11201808074PA (en) 2018-10-30

Family

ID=59900704

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201808074PA SG11201808074PA (en) 2016-03-23 2017-03-15 Control modules, multi-level data storage devices, multi-level data storage methods, and computer readable media

Country Status (3)

Country Link
US (1) US10802957B2 (en)
SG (1) SG11201808074PA (en)
WO (1) WO2017164809A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109857590B (en) * 2018-12-24 2023-10-31 深圳供电局有限公司 Data backup system of power dispatching center
US11416462B2 (en) * 2020-07-13 2022-08-16 EMC IP Holding Company LLC Techniques for efficient data deduplication

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8315995B1 (en) 2008-09-09 2012-11-20 Peer Fusion, Inc. Hybrid storage system
US9201751B1 (en) 2011-04-18 2015-12-01 American Megatrends, Inc. Data migration between multiple tiers in a storage system using policy based ILM for QOS
US9021203B2 (en) * 2012-05-07 2015-04-28 International Business Machines Corporation Enhancing tiering storage performance
US9285994B2 (en) 2014-06-05 2016-03-15 International Business Machines Corporation Block-level predictive data migration

Also Published As

Publication number Publication date
WO2017164809A1 (en) 2017-09-28
US10802957B2 (en) 2020-10-13
US20190102288A1 (en) 2019-04-04

Similar Documents

Publication Publication Date Title
SG11201900116RA (en) Communication flow for verification and identification check
SG11201901075QA (en) A secure package delivery and pick-up system
SG11201904942YA (en) Blockchain-based service execution method and apparatus, and electronic device
SG11201807496XA (en) Offset compensation for ferroelectric memory cell sensing
SG11201710238QA (en) Autonomic incident triage prioritization by performance modifier and temporal decay parameters
SG11201804327TA (en) Dual memory introspection for securing multiple network endpoints
SG11201908336XA (en) Smart plans
SG11201811492TA (en) Automation vending store
SG11201710421WA (en) Vending machine
SG11201806404SA (en) Systems and methods for storing and sharing transactional data using distributed computer systems
SG11201710236RA (en) Quantitative unified analytic neural networks
SG11201900550QA (en) Method and system for private communication
SG11201903107SA (en) Method and system for providing information of stored object
SG11201804771WA (en) Systems and methods for providing financial data to financial instruments in a distributed ledger system
SG11201807164XA (en) Circuit arrangement, method of forming and operating the same
SG11201808090UA (en) Method and system for task processing
SG11201805103VA (en) Method and system for service enablement
CA3015496A1 (en) Voice control of a media playback system
SG11201808494TA (en) Signal light detection
SG11201804085SA (en) Systems and methods for detection of malicious code in runtime generated code
SG11201811425TA (en) Techniques for in-memory key range searches
SG11201804721SA (en) Modulators of complement activity
SG11201807493WA (en) Ground reference scheme for a memory cell
SG11201901931UA (en) A method of forming nano-patterns on a substrate
SG11201903885RA (en) Secure key management