SG11201508998PA - Methods of forming a substrate opening - Google Patents
Methods of forming a substrate openingInfo
- Publication number
- SG11201508998PA SG11201508998PA SG11201508998PA SG11201508998PA SG11201508998PA SG 11201508998P A SG11201508998P A SG 11201508998PA SG 11201508998P A SG11201508998P A SG 11201508998PA SG 11201508998P A SG11201508998P A SG 11201508998PA SG 11201508998P A SG11201508998P A SG 11201508998PA
- Authority
- SG
- Singapore
- Prior art keywords
- methods
- forming
- substrate opening
- substrate
- opening
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B44—DECORATIVE ARTS
- B44C—PRODUCING DECORATIVE EFFECTS; MOSAICS; TARSIA WORK; PAPERHANGING
- B44C1/00—Processes, not specifically provided for elsewhere, for producing decorative surface effects
- B44C1/22—Removing surface-material, e.g. by engraving, by etching
- B44C1/227—Removing surface-material, e.g. by engraving, by etching by etching
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00023—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems without movable or flexible elements
- B81C1/00103—Structures having a predefined profile, e.g. sloped or rounded grooves
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00436—Shaping materials, i.e. techniques for structuring the substrate or the layers on the substrate
- B81C1/00523—Etching material
- B81C1/00531—Dry etching
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
- G02B6/10—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
- G02B6/12—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
- G02B6/13—Integrated optical circuits characterised by the manufacturing method
- G02B6/136—Integrated optical circuits characterised by the manufacturing method by etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76813—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving a partial via etch
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2203/00—Basic microelectromechanical structures
- B81B2203/03—Static structures
- B81B2203/0315—Cavities
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2203/00—Basic microelectromechanical structures
- B81B2203/03—Static structures
- B81B2203/0323—Grooves
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2203/00—Basic microelectromechanical structures
- B81B2203/03—Static structures
- B81B2203/0323—Grooves
- B81B2203/033—Trenches
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2203/00—Basic microelectromechanical structures
- B81B2203/03—Static structures
- B81B2203/0323—Grooves
- B81B2203/0338—Channels
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2203/00—Basic microelectromechanical structures
- B81B2203/03—Static structures
- B81B2203/0353—Holes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Optics & Photonics (AREA)
- Mechanical Engineering (AREA)
- Analytical Chemistry (AREA)
- Drying Of Semiconductors (AREA)
- Re-Forming, After-Treatment, Cutting And Transporting Of Glass Products (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/904,933 US9005463B2 (en) | 2013-05-29 | 2013-05-29 | Methods of forming a substrate opening |
PCT/US2014/035276 WO2014193569A1 (en) | 2013-05-29 | 2014-04-24 | Methods of forming a substrate opening |
Publications (1)
Publication Number | Publication Date |
---|---|
SG11201508998PA true SG11201508998PA (en) | 2015-12-30 |
Family
ID=51985596
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG10201805849SA SG10201805849SA (en) | 2013-05-29 | 2014-04-24 | Methods of forming a substrate opening |
SG11201508998PA SG11201508998PA (en) | 2013-05-29 | 2014-04-24 | Methods of forming a substrate opening |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG10201805849SA SG10201805849SA (en) | 2013-05-29 | 2014-04-24 | Methods of forming a substrate opening |
Country Status (8)
Country | Link |
---|---|
US (2) | US9005463B2 (en) |
EP (1) | EP3005406A4 (en) |
JP (1) | JP6259909B2 (en) |
KR (2) | KR20160003179A (en) |
CN (1) | CN105229775B (en) |
SG (2) | SG10201805849SA (en) |
TW (1) | TWI569324B (en) |
WO (1) | WO2014193569A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9385132B2 (en) | 2011-08-25 | 2016-07-05 | Micron Technology, Inc. | Arrays of recessed access devices, methods of forming recessed access gate constructions, and methods of forming isolation gate constructions in the fabrication of recessed access devices |
US9005463B2 (en) | 2013-05-29 | 2015-04-14 | Micron Technology, Inc. | Methods of forming a substrate opening |
GB2583348A (en) * | 2019-04-24 | 2020-10-28 | Univ Southampton | Photonic chip and method of manufacture |
CN111427118A (en) * | 2020-03-25 | 2020-07-17 | 中山大学 | Efficient three-dimensional sulfide end face coupler applied to communication waveband and preparation method thereof |
Family Cites Families (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CH682528A5 (en) * | 1990-03-16 | 1993-09-30 | Westonbridge Int Ltd | Method embodiment by etching at least one cavity in the substrate and a substrate obtained by this method. |
US5328810A (en) | 1990-05-07 | 1994-07-12 | Micron Technology, Inc. | Method for reducing, by a factor or 2-N, the minimum masking pitch of a photolithographic process |
JPH0669605A (en) | 1992-08-21 | 1994-03-11 | Oki Electric Ind Co Ltd | Formation of diffraction grating |
US5814547A (en) | 1997-10-06 | 1998-09-29 | Industrial Technology Research Institute | Forming different depth trenches simultaneously by microloading effect |
US7759113B2 (en) * | 1999-04-30 | 2010-07-20 | The General Hospital Corporation | Fabrication of tissue lamina using microfabricated two-dimensional molds |
US6190971B1 (en) | 1999-05-13 | 2001-02-20 | International Business Machines Corporation | Formation of 5F2 cell with partially vertical transistor and gate conductor aligned buried strap with raised shallow trench isolation region |
JP3442004B2 (en) * | 1999-07-30 | 2003-09-02 | キヤノン株式会社 | Optical element manufacturing method |
JP2001114592A (en) | 1999-10-13 | 2001-04-24 | Sony Corp | Epitaxial growth method and wafer for forming film |
JP2002169011A (en) * | 2000-12-05 | 2002-06-14 | Minolta Co Ltd | Diffraction optical element and method for manufacturing surface form of diffraction grating |
JP2002189112A (en) * | 2000-12-22 | 2002-07-05 | Canon Inc | Method for manufacturing diffraction optical element, and die for manufacture of diffraction optical element and diffraction optical element manufactured by the method for manufacturing diffraction optical element, and optical system, optical appliance and aligner having the diffraction optical element, method for manufacturing device, and device |
JP2002350623A (en) * | 2001-05-23 | 2002-12-04 | Dainippon Printing Co Ltd | Method for manufacturing diffraction optical element |
US6884732B2 (en) * | 2001-10-15 | 2005-04-26 | The Regents Of The University Of Michigan | Method of fabricating a device having a desired non-planar surface or profile and device produced thereby |
JP2003139915A (en) * | 2001-10-31 | 2003-05-14 | Seiko Epson Corp | Microlens and method of manufacturing the same and electro-optic device |
US6794268B2 (en) | 2002-07-31 | 2004-09-21 | Intel Corporation | Fabricating deeper and shallower trenches in semiconductor structures |
US7071043B2 (en) | 2002-08-15 | 2006-07-04 | Micron Technology, Inc. | Methods of forming a field effect transistor having source/drain material over insulative material |
US6716709B1 (en) | 2002-12-31 | 2004-04-06 | Texas Instruments Incorporated | Transistors formed with grid or island implantation masks to form reduced diffusion-depth regions without additional masks and process steps |
US6887395B2 (en) * | 2003-02-10 | 2005-05-03 | Intel Corporation | Method of forming sub-micron-size structures over a substrate |
US6864152B1 (en) | 2003-05-20 | 2005-03-08 | Lsi Logic Corporation | Fabrication of trenches with multiple depths on the same substrate |
DE102004043233B4 (en) * | 2003-09-10 | 2014-02-13 | Denso Corporation | A method of manufacturing a movable portion of a semiconductor device |
GB0404749D0 (en) | 2004-03-03 | 2004-04-07 | Koninkl Philips Electronics Nv | Trench field effect transistor and method of making it |
US7442976B2 (en) | 2004-09-01 | 2008-10-28 | Micron Technology, Inc. | DRAM cells with vertical transistors |
US7384849B2 (en) | 2005-03-25 | 2008-06-10 | Micron Technology, Inc. | Methods of forming recessed access devices associated with semiconductor constructions |
US7541632B2 (en) | 2005-06-14 | 2009-06-02 | Micron Technology, Inc. | Relaxed-pitch method of aligning active area to digit line |
US7282401B2 (en) | 2005-07-08 | 2007-10-16 | Micron Technology, Inc. | Method and apparatus for a self-aligned recessed access device (RAD) transistor gate |
US20070054464A1 (en) | 2005-09-08 | 2007-03-08 | Chartered Semiconductor Manufacturing Ltd. | Different STI depth for Ron improvement for LDMOS integration with submicron devices |
JP2007165862A (en) | 2005-11-15 | 2007-06-28 | Toshiba Corp | Method of manufacturing semiconductor device |
JP2008112036A (en) * | 2006-10-31 | 2008-05-15 | Osaka Prefecture | Manufacturing method of microstructure |
US20080113483A1 (en) | 2006-11-15 | 2008-05-15 | Micron Technology, Inc. | Methods of etching a pattern layer to form staggered heights therein and intermediate semiconductor device structures |
US7859050B2 (en) | 2007-01-22 | 2010-12-28 | Micron Technology, Inc. | Memory having a vertical access device |
US20080258206A1 (en) | 2007-04-17 | 2008-10-23 | Qimonda Ag | Self-Aligned Gate Structure, Memory Cell Array, and Methods of Making the Same |
US7985681B2 (en) | 2007-06-22 | 2011-07-26 | Micron Technology, Inc. | Method for selectively forming symmetrical or asymmetrical features using a symmetrical photomask during fabrication of a semiconductor device and electronic systems including the semiconductor device |
US8563229B2 (en) | 2007-07-31 | 2013-10-22 | Micron Technology, Inc. | Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structures |
US8026170B2 (en) | 2007-09-26 | 2011-09-27 | Sandisk Technologies Inc. | Method of forming a single-layer metal conductors with multiple thicknesses |
KR100929302B1 (en) | 2007-12-26 | 2009-11-27 | 주식회사 하이닉스반도체 | Pattern formation method of semiconductor device |
US8866254B2 (en) | 2008-02-19 | 2014-10-21 | Micron Technology, Inc. | Devices including fin transistors robust to gate shorts and methods of making the same |
JP2009262258A (en) * | 2008-04-23 | 2009-11-12 | Seiko Epson Corp | Manufacturing method of silicon structure |
JP2009269120A (en) * | 2008-05-07 | 2009-11-19 | Seiko Epson Corp | Silicon structure manufacturing method |
US8273634B2 (en) | 2008-12-04 | 2012-09-25 | Micron Technology, Inc. | Methods of fabricating substrates |
KR20100082170A (en) | 2009-01-08 | 2010-07-16 | 삼성전자주식회사 | Methods of forming a silicon oxide layer pattern and an isolation layer |
MY162405A (en) * | 2009-02-06 | 2017-06-15 | Solexel Inc | Trench Formation Method For Releasing A Thin-Film Substrate From A Reusable Semiconductor Template |
KR101077453B1 (en) | 2009-03-31 | 2011-10-26 | 주식회사 하이닉스반도체 | Method for Forming Pattern of Semiconductor device |
KR20100111798A (en) | 2009-04-08 | 2010-10-18 | 서울대학교산학협력단 | Method for word line double patterning process and nand flash memory array fabricated by the same |
TWI396240B (en) | 2009-05-08 | 2013-05-11 | Anpec Electronics Corp | Method of fabricating power semiconductor device |
KR101631599B1 (en) | 2009-12-02 | 2016-06-27 | 삼성전자주식회사 | Light Emitting Device and method for manufacturing the same |
DE102010000888B4 (en) | 2010-01-14 | 2019-03-28 | Robert Bosch Gmbh | A method of forming recesses in a semiconductor device and device manufactured by the method |
US8039340B2 (en) | 2010-03-09 | 2011-10-18 | Micron Technology, Inc. | Methods of forming an array of memory cells, methods of forming a plurality of field effect transistors, methods of forming source/drain regions and isolation trenches, and methods of forming a series of spaced trenches into a substrate |
JP5721422B2 (en) * | 2010-12-20 | 2015-05-20 | キヤノン株式会社 | Surface emitting laser and array light source |
JP5278632B2 (en) | 2011-03-14 | 2013-09-04 | 東レ株式会社 | Photosensitive conductive paste and method for producing conductive pattern |
FR2985602B1 (en) * | 2012-01-05 | 2014-03-07 | Commissariat Energie Atomique | METHOD FOR ETCHING A COMPLEX PATTERN |
US9005463B2 (en) | 2013-05-29 | 2015-04-14 | Micron Technology, Inc. | Methods of forming a substrate opening |
-
2013
- 2013-05-29 US US13/904,933 patent/US9005463B2/en active Active
-
2014
- 2014-04-24 JP JP2016516657A patent/JP6259909B2/en active Active
- 2014-04-24 WO PCT/US2014/035276 patent/WO2014193569A1/en active Application Filing
- 2014-04-24 CN CN201480028217.1A patent/CN105229775B/en active Active
- 2014-04-24 SG SG10201805849SA patent/SG10201805849SA/en unknown
- 2014-04-24 KR KR1020157033918A patent/KR20160003179A/en active Search and Examination
- 2014-04-24 KR KR1020177014462A patent/KR101970419B1/en active IP Right Grant
- 2014-04-24 EP EP14803410.1A patent/EP3005406A4/en not_active Ceased
- 2014-04-24 SG SG11201508998PA patent/SG11201508998PA/en unknown
- 2014-05-07 TW TW103116294A patent/TWI569324B/en active
-
2015
- 2015-03-31 US US14/674,447 patent/US9443756B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
JP2016521012A (en) | 2016-07-14 |
JP6259909B2 (en) | 2018-01-10 |
CN105229775B (en) | 2018-07-27 |
CN105229775A (en) | 2016-01-06 |
SG10201805849SA (en) | 2018-08-30 |
EP3005406A1 (en) | 2016-04-13 |
US20140357086A1 (en) | 2014-12-04 |
TW201511126A (en) | 2015-03-16 |
US9443756B2 (en) | 2016-09-13 |
TWI569324B (en) | 2017-02-01 |
WO2014193569A1 (en) | 2014-12-04 |
US20150214100A1 (en) | 2015-07-30 |
KR20170063976A (en) | 2017-06-08 |
US9005463B2 (en) | 2015-04-14 |
KR20160003179A (en) | 2016-01-08 |
KR101970419B1 (en) | 2019-04-18 |
EP3005406A4 (en) | 2017-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB201313840D0 (en) | Method of Manufacturing a Component | |
GB201313841D0 (en) | Method of Manufacturing a Component | |
GB201313839D0 (en) | Method of Manufacturing a Component | |
GB2511914B (en) | Object production | |
GB201301624D0 (en) | A Method Of Manufacturing A Wall | |
TWD174480S (en) | A portion of headset | |
TWD174479S (en) | Portion of a headset | |
GB201317990D0 (en) | A conncetor | |
EP2969273A4 (en) | Method of manufacturing a photovoltaic device | |
GB201414400D0 (en) | Object production | |
HUE043881T2 (en) | Method of manufacture of a dispenser | |
EP2986385A4 (en) | Method of making a droplet-generating device | |
EP3023416A4 (en) | Preparation of (-)-huperzine a | |
GB201315841D0 (en) | A substrate and a method of manufacturing a substrate | |
SG11201508998PA (en) | Methods of forming a substrate opening | |
EP2963676A4 (en) | Susceptor | |
PT2943327T (en) | Method of forming a container | |
GB201305695D0 (en) | A method of forming an article | |
EP2987038A4 (en) | Optimization of a process | |
HK1208864A1 (en) | A preparation method of ecteinascidin-743 intermediate -743 | |
EP3033057A4 (en) | A substrate | |
PL2981738T3 (en) | Opening aid | |
GB2509746B (en) | Method of manufacture of a container | |
PT3033057T (en) | A substrate | |
HK1210080A1 (en) | Sulfate of 5-hydroxy-1h-imidazole-4-carboxamide 5--1h--4- |