SE9300156L - Arrangements in a personal computer system - Google Patents

Arrangements in a personal computer system

Info

Publication number
SE9300156L
SE9300156L SE9300156A SE9300156A SE9300156L SE 9300156 L SE9300156 L SE 9300156L SE 9300156 A SE9300156 A SE 9300156A SE 9300156 A SE9300156 A SE 9300156A SE 9300156 L SE9300156 L SE 9300156L
Authority
SE
Sweden
Prior art keywords
mode
processor
upgrade
computer system
personal computer
Prior art date
Application number
SE9300156A
Other languages
Unknown language ( )
Swedish (sv)
Other versions
SE500990C2 (en
SE9300156D0 (en
Inventor
Tom Sjoequist
Original Assignee
Icl Systems Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Icl Systems Ab filed Critical Icl Systems Ab
Priority to SE9300156A priority Critical patent/SE500990C2/en
Publication of SE9300156D0 publication Critical patent/SE9300156D0/en
Priority to GB9326514A priority patent/GB2274525B/en
Priority to DE19944401017 priority patent/DE4401017A1/en
Priority to FI940287A priority patent/FI103926B1/en
Publication of SE9300156L publication Critical patent/SE9300156L/en
Publication of SE500990C2 publication Critical patent/SE500990C2/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Stored Programmes (AREA)

Abstract

An arrangement for a personal computer system including an original microprocessor (P2) and an upgrade processor (P1) comprises a bus controller (4) which provides first and second operational modes, the first operational mode being a single processor mode in which only the upgrade processor (P1), which comprises a master upgrade processor, is in operation so that conventional types of adapted software are usable, and the second operational mode being a multiprocessor mode for specially adapted software in which the upgrade processor (P1) acts as a master and the original microprocessor (P2) and any other upgrade processors act as slaves. The bus controller (4) is arranged to provide the single processor mode at start or reset of the personal computer system. Transfer to the multiprocessor mode is controlled by the master upgrade processor (P1) in answer to a program instruction. <IMAGE>
SE9300156A 1993-01-20 1993-01-20 Arrangements in a personal computer system SE500990C2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
SE9300156A SE500990C2 (en) 1993-01-20 1993-01-20 Arrangements in a personal computer system
GB9326514A GB2274525B (en) 1993-01-20 1993-12-29 An arrangement for a computer system
DE19944401017 DE4401017A1 (en) 1993-01-20 1994-01-15 Arrangement of a computer system
FI940287A FI103926B1 (en) 1993-01-20 1994-01-20 Arrangement for connecting an update processor to a microprocessor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9300156A SE500990C2 (en) 1993-01-20 1993-01-20 Arrangements in a personal computer system

Publications (3)

Publication Number Publication Date
SE9300156D0 SE9300156D0 (en) 1993-01-20
SE9300156L true SE9300156L (en) 1994-07-21
SE500990C2 SE500990C2 (en) 1994-10-17

Family

ID=20388600

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9300156A SE500990C2 (en) 1993-01-20 1993-01-20 Arrangements in a personal computer system

Country Status (4)

Country Link
DE (1) DE4401017A1 (en)
FI (1) FI103926B1 (en)
GB (1) GB2274525B (en)
SE (1) SE500990C2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5490279A (en) * 1993-05-21 1996-02-06 Intel Corporation Method and apparatus for operating a single CPU computer system as a multiprocessor system
AU2821395A (en) * 1994-06-29 1996-01-25 Intel Corporation Processor that indicates system bus ownership in an upgradable multiprocessor computer system
DE19701595B4 (en) * 1996-02-15 2004-09-09 Siempelkamp Maschinen- Und Anlagenbau Gmbh & Co. Kg Plant for preheating a mat of pressed material in the course of the production of wood-based panels, in particular chipboard

Also Published As

Publication number Publication date
GB2274525B (en) 1997-01-08
FI103926B (en) 1999-10-15
FI103926B1 (en) 1999-10-15
SE500990C2 (en) 1994-10-17
GB2274525A (en) 1994-07-27
SE9300156D0 (en) 1993-01-20
DE4401017A1 (en) 1994-07-21
FI940287A0 (en) 1994-01-20
FI940287A (en) 1994-07-21
GB9326514D0 (en) 1994-03-02

Similar Documents

Publication Publication Date Title
WO1995024678A3 (en) Highly pipelined bus architecture
WO1998048346A3 (en) Emulation of interrupt control mechanism in a multiprocessor system
TW356540B (en) Method for operating a computer program on a computer readable media for execution by a vector processor and by a dual multiprocessor including a vector processor and a RISC processor
KR960035261A (en) Multiprocessing system using adaptive interrupt mapping mechanism and method
ATE183835T1 (en) MULTIPROCESSOR SYSTEM
DE69316232T2 (en) SYSTEM FOR OPERATING APPLICATION SOFTWARE IN A SECURITY-CRITICAL ENVIRONMENT
EP0372834A3 (en) Translation technique
DE3688363T2 (en) Interrupt processing in a multiprocessor computer system.
JPS54127653A (en) Data processor
BR9814779A (en) Boot record with modifiable partition for a computer memory device
DK409180A (en) COMPUTER WITH INTERNAL REGISTRATION ARRANGEMENTS
SG52380A1 (en) A computer system and method for executing interrupt instructions in two operating modes
KR880013062A (en) Coprocessor and its control method
SE9300156L (en) Arrangements in a personal computer system
NO922092D0 (en) PC WITH LOCAL BUS ARBITRATION
JPS54107647A (en) Data processor
JPS5679379A (en) Image reproducing device
JPS54134947A (en) Multiprocessing control system
JPS6474632A (en) Control transfer system for virtual computer
CHUBB PANDA: A distributed multiprocessor operating system(Ph. D. Thesis Abstract Only)
TW274128B (en) Highly pipelined bus architecture
JPS5750039A (en) Computer system
JPS5692618A (en) Clock switching and controlling method
JPS648454A (en) Control area monitoring system for virtual computer system
JPH03252851A (en) Inter-processor communication system

Legal Events

Date Code Title Description
NUG Patent has lapsed