RU1796234C - Device for detecting win - Google Patents

Abstract

The inventive device contains a locking element 1, elements And 2, 10, 11, 12, a pulse distributor 3, a counter 4, a reference signal generator 5, a comparison unit 6, a switch 7, an indicator 8, a trigger 9, a delay element 13, a trigger 14 .ZN1-2-3-5-6-11-12-14-11,1-3-5,1-3-4-6, 4-7-8, 4-9-10-7, 1-9 -2, 9-12, 9-11, 1-13-12, 9-14, 4-3, 1-10. 4 ill.

Description

with

with

x |

u o to

CA)

I AM./

The invention relates to digital computing, in particular to gaming devices, and can be used to control the correctness and timeliness (speed) of entering a given sequence of characters.

Electron-gaming devices are known which comprise elements for fixing and indicating symbols, a generator, counters, decoders, and comparison units.

The disadvantage of these devices is the complexity of their design due to the large number of input and indication elements.

Closest to the alleged invention is an electronic-gaming device containing a series-connected code lock element, a trigger, a generator, a character counter, a comparison unit, a result logger, a switch and an indicator, as well as a pulse distributor and a memory unit connected to the unit in series comparing.

However, this device has a limited scope due to the need to manually switch game situations, creating the subjectivity of the initial conditions, which in many cases is unacceptable.

The aim of the invention is to expand the scope of the device by randomly setting game situations.

Fig. 1 shows the general structure of the device of the invention; figure 2 - diagram of the pulse distributor; Fig. 3 is a diagram of a switch; figure 4 - diagram of the first trigger.

The device contains (Fig. 1) a code fixing element 1, a first 2I element, a pulse distributor 3, a counter 4, a reference signal generator 5, a comparison unit 6, a switch 7, an indicator 8, a first trigger 9. a second 10, a third 11 and a fourth 12 elements, And elements, delay element 13, second trigger 14, output of win signals 15 and errors 16.

The distributor 3 (figure 2) contains the triggers 17, 18, the generator 19, the counter 20, the element 21 AND-OR.

The switch 7 contains (FIG. 3) blocks 22, 23 of AND elements, element 24 NOT and a block of 25 OR elements.

The trigger 9 (figure 4) contains triggers 26, 27, element 29 And,

The device in statics is characterized by the following set of interconnections between the nodes and blocks of the device.

In the device for registering a win, the first input of the code fixing element 1

connected to one input of the first element 2I, and the second output to a single input of the first trigger 9 and the starting input of the pulse distributor 3, one of which is connected to the clock input of the counter 4, one output of the comparison unit 6 is connected to the output of the reference signal generator 5, and the other input is with the information input of the switch 7, the output of which is 0 keys to the input of the indicator 8, the output of the trigger 14 is the output 16 of the device error signal and is connected to the first input of the third element 11 AND, the zero input is the corresponding output of the first about trigger 9

5 and one input of the second element 10 I. and a single input with the output of the fourth element 12 AND, the first input of which is connected to the output of the delay element 13, the second input to the output of the third element 11 AND,

0 being the output 16 of the device win signal, and the third input is to the single output of the first trigger 9, the other input of the first element 2 AND and the second input of the third element 11 AND, the third input of which

5 is connected to the output of the comparison unit 6, and the fourth input is connected to the second output of the code fixing element 1, the other output of the second element 10 AND, and the input of the delay element 13, the control inputs of the distributor of 3 pulses 3 and the switch 7 are connected to the outputs of the first 2 and second 10 elements And, accordingly, the other output of the 3 pulse distributor is connected to the input of the generator 5 reference signals and

5 by the installation input of the counter 4, the sync lead of which is connected to the stop output of the pulse distributor 3 and to the zero input of the first trigger 9.

The device operates as follows.

After the power is turned on, the device is reset using a reset circuit not shown in the drawing. In addition, the device may come in

5, the initial state is as follows.

If the trigger 18 after turning on the power turned out to be in state 1, then, depending on the state of the trigger 17, the input of the counter 4 is received (for summation)

0 pulses from generator 19 through counter 20 and element 21. Upon overflow of counter 4, triggers 9.17 and 18 are reset. In this case, the counters 4 and 20 are reset to the zero state of the trigger 18, and the trigger generator 5 is turned on and the codes of the patterns of the pseudo-random or random sequence are scanned at its output.

The operation of the device is based on fixing the conceived number with the button of element 1 by the highlighted symbol on indicator 8.

To do this, you must first press and hold down the button of element 1. At the same time, trigger 18 will switch on, generator 19 will start, and, upon a signal from the zero output of trigger 17, high-frequency pulses from counter 20 (dividing the frequency) are supplied through elements 21 for totalization by counter 4 the state of which is displayed on indicator 8 separately for the high and low bits of counter 4 by signal 10; either along the chain of blocks 22, 25, or along the chain of blocks 23, 25 taking into account the signal of element 24.

In this case, on the indicator 8 symbols from the high bits of the counter 4 are displayed with a frequency of their change, commensurate with the reaction of the user and determined by the counter 20; the increased frequency of its input pulses compensates for the delayed enumeration of the high order bits of the counter And, conversely, its lower frequency normalizes the accelerated enumeration of the low order bits of the counter 4.

As soon as the symbol corresponding to the number of tens of the requested number is displayed on the indicator 8, it is necessary to release the button of the element 1, according to the pulse decay, from which the trigger 9 will switch, switching by means of the element 10 AND the indication of the upper bits of the counter 4 to the indication of its lower-order bits. In this case, the element 2 AND is triggered by switching the trigger 17, which initiates the supply through the element 21 to the counter 4 of the pulses of the generator 19 and the counter 20 of the reduced frequency. In this case, the signal from one output of the generator 19 (for example, from one arm of the multivibrator) switches the counter 20, and the signal with

Claims (2)

SUMMARY OF THE INVENTION A device for registering winnings comprising sequentially connected code fixing elements, a pulse distributor, a counter, a switch and an indicator, a second output of a code fixing element is connected to the first input of the first element AND, the outputs of the reference signal generator and counter are connected to the corresponding inputs of the control unit, the first the output of the code fixing element is additionally connected to the first input of the trigger, characterized in that, in order to expand the scope of application, it additionally contains t delay element and additional AND elements and a trigger, the output of the AND element is connected to the second input of the pulse distributor, the output another output of the generator 19 (the other arm at the same time), the element 21 is interrogated. The generator 5 is stopped by fixing the ten code and one code on its outputs, respectively, high and low bits, which enter block 6 for comparison with the corresponding codes of counter 4. When the symbol corresponding to the number of units of the intended number is displayed on the indicator 8, it is necessary to press the button of element 1 again. If the codes in block 6 match, then element 11 AND is activated, fixing the win signal at input 16. Otherwise, after some time, determined by element 13 and sufficient for possible operation of element 11, element 12 switches trigger 14, fixing an error (loss) signal at output 16. Upon overflow of counter 4, the device returns to its original state. In the case under consideration, trigger 9 is switched to 1 at a predetermined edge due to the triggering of trigger 26 along the edge of the input pulse, whose decay due to elements 28, 29 switches trigger 27, the outputs of which are the corresponding outputs of trigger 9. In this way, the expansion of the scope of the device is achieved, since random coding is provided standards without which the prototype device cannot be used in many game situations (areas of use). associated with the input of the reference signal generator and with the second input of the counter, the output which is connected to the third input of the pulse distributor and the second input of the trigger, the inverse output of which is connected to the first inputs of the additional trigger and the first additional element And, the output connected to the second input of the switch, the first output of the code fixing element is additionally connected to the second input of the first additional element And, to the first input of the second additional element And and through the delay element to the first input of the third additional element And, the output of which is connected to the second input Modes flop inverse output is connected to the inlet and vdorym is signal-output of a device error, a direct output latch coupled to a second input of the first AND gate and with a third input of the second additional element, and output unit comparison connected to the fourth input state. the second additional element And, the output of which is connected to the third input of the third additional element And and is the output of the win signal of the device 11 At 8 Fig 3 - + No. 2.Sh