KR960025153A - Chaos Signal Detection Device and Chaos Signal Detection Method - Google Patents

Chaos Signal Detection Device and Chaos Signal Detection Method Download PDF

Info

Publication number
KR960025153A
KR960025153A KR1019940034728A KR19940034728A KR960025153A KR 960025153 A KR960025153 A KR 960025153A KR 1019940034728 A KR1019940034728 A KR 1019940034728A KR 19940034728 A KR19940034728 A KR 19940034728A KR 960025153 A KR960025153 A KR 960025153A
Authority
KR
South Korea
Prior art keywords
dimension
chaotic
cpn
signal
correlation
Prior art date
Application number
KR1019940034728A
Other languages
Korean (ko)
Other versions
KR0150664B1 (en
Inventor
왕보현
Original Assignee
구자홍
Lg 전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 구자홍, Lg 전자 주식회사 filed Critical 구자홍
Priority to KR1019940034728A priority Critical patent/KR0150664B1/en
Publication of KR960025153A publication Critical patent/KR960025153A/en
Application granted granted Critical
Publication of KR0150664B1 publication Critical patent/KR0150664B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/001—Modulated-carrier systems using chaotic signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/001—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals

Abstract

본 발명은 동역학 시스템으로부터 측정되는 신호를 실시간으로 분석하여 주어진 신호가 카오스 신호(Chaos Signal)인지 아니면 잡음(Noise)인지를 검출할 수 있는 카오스 신호 검출장치와 그 검출방법에 관한 것으로서, 특히 복잡한 동역학 시스템이 결정론적 비선형 시스템인가의 여부를 판별하고, 판별 결과 결정론적 비선형 시스템이라면 이의 카오스적 특성을 분석하여 진단, 예측 및 제어에 직접 이용할 수 있도록 한 카오스 신호 검출장치와 카오스 신호 검출방법에 관한 것이다.The present invention relates to a chaos signal detection device and a detection method for detecting whether a given signal is a chaos signal or a noise by analyzing a signal measured from a dynamics system in real time. The present invention relates to a chaotic signal detecting device and a chaotic signal detecting method for determining whether a system is a deterministic nonlinear system and determining the result of a deterministic nonlinear system so that the chaotic characteristics thereof can be directly used for diagnosis, prediction, and control. .

본 발명은, 주어진 지연 시간값과 임베딩 차원값에 따라 분석 대상이 되는 동역할 시스템으로부터 측정되어지는 신호로부터 실시간으로 상관차원을 계산하는 다수의 카오스 프로세서(CP1~CPn)와, 상기 카오스 프로세서(Cp1~CPn)에서 계산된 상관 차원값들을 입력받아 이들을 비교하여 카오스 신호인가 또는 잡음인가를 판단하고, 수렴된 상관 차원을 출력하는 판단부(1)와, 상기 각각의 카오스 프로세서(CP1~CPn)에 적절한 임베딩 차원값, 지연시간값, 클럭, 인에이블신호를 입력해주고, 상기 판단부로부터 적절한 임베딩 차원값을 다시 공급받아 카오스 프로세서(CP1~CPn)를 제어하는 제어부(2)로 구성되어, 주어진 신호가 카오스 신호인가 또는 잡음 신호인가를 실시간으로 검출할 수 있도록 하였다.The present invention provides a plurality of chaotic processors (CP1 to CPn) for calculating a correlation dimension in real time from a signal measured from a co-role system to be analyzed according to a given delay time value and embedding dimension value, and the chaotic processor (Cp1). The determination unit 1 which receives the correlation dimension values calculated at ˜CPn) and compares them to determine a chaos signal or noise, and outputs the converged correlation dimension to each of the chaos processors CP1 to CPn. The control unit 2 is configured to input an appropriate embedding dimension value, a delay time value, a clock, and an enable signal, and to receive the appropriate embedding dimension value from the determination unit to control the chaotic processors CP1 to CPn, and to provide a given signal. It is possible to detect whether the chaos signal or the noise signal in real time.

Description

카오스 신호 검출장치와 카오스 신호 검출방법Chaos Signal Detection Device and Chaos Signal Detection Method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명이 카오스 신호 검출장치의 블록 구성도, 제2도의 (가),(나)는 본 발명의 카오스 신호 검출 장치에서 상관차원과 임베딩 차원의 관계를 나타낸 그래프.1 is a block diagram of a chaos signal detection apparatus of the present invention, and (a) and (b) of FIG. 2 are graphs showing a relationship between a correlation dimension and an embedding dimension in the chaos signal detection apparatus of the present invention.

Claims (6)

주어진 지연 시간값과 임베딩 차원값에 따라 분석 대상이 되는 동역학 시스템으로부터 측정되어지는 신호로부터 실시간으로 상관차원을 계산하는 다수의 카오스 프로세서(CP1~CPn)와, 상기 카오스 프로세서(Cp1~CPn)에서 계산된 상관 차원값들을 입력받아 이들을 비교하여 카오스 신호인가 또는 잡음인가를 판단하고, 수렴된 상관 차원을 출력하는 판단부(1)와, 상기 각각의 카오스 프로세서(CP1~CPn)에 적절한 임베딩 차원값, 지연시간값, 클럭, 인에이블신호를 입력해주고, 상기 판단부로부터 적절한 임베딩 차원값을 다시 공급받아 카오스 프로세서(CP1~CPn)를 제어하는 제어부(2)로 구성된 것을 특징으로 하는 카오스 신호 검출장치.A plurality of chaotic processors (CP1 to CPn) and a plurality of chaotic processors (Cp1 to CPn) for calculating correlation dimensions in real time from signals measured from dynamic systems to be analyzed according to a given delay time value and embedding dimension values. A determination unit 1 which receives the received correlation dimension values and compares them with each other to determine whether they are chaotic signals or noises, and outputs a converged correlation dimension, and embedding dimension values appropriate for the respective chaos processors CP1 to CPn, And a controller (2) for inputting a delay time value, a clock, and an enable signal, and receiving an appropriate embedding dimension value from the determination unit to control the chaotic processors (CP1 to CPn). 제1항에 있어서, 상기 제어부(2)는 상관 차원값을 계산하는 구간내의 데이타를 모두 저장하는 기억수단과, 상기 기억수단에서 상관 차원 계산에 필요한 데이타만 인출해 각각의 카오스 프로세서(Cp1~CPn)에 공급하는 데이타 인출수단을 포함하여 구성됨을 특징으로 하는 카오스 신호 검출장치.2. The control unit (2) according to claim 1, wherein the control unit (2) stores only the storage means for storing all the data in the interval for calculating the correlation dimension value, and retrieves only the data necessary for the correlation dimension calculation from the storage means, respectively. And a data extracting means for supplying the same. 지연시간(γ)과 초기 임베딩 차원(EDi), 최대 임베딩 차원(EDmax), 임베딩 차원의 증가분(ΔED)을 지정하는 초기값 지정 단계와, 상기 지정된 값에 의해 상관차원을 각각 병렬적으로 계산하는 상관차원 계산단계와, 상기 계산된 상관차원값을 비교하여 수렴된 카오스 상관 차원값을 출력하는 비교출력단계로 이루어진 것을 특징으로 하는 카오스 신호 검출방법.An initial value designation step for specifying a delay time (γ), an initial embedding dimension (EDi), a maximum embedding dimension (EDmax), and an increment of the embedding dimension (ΔED), and calculating a correlation dimension in parallel by the specified values, respectively. And a correlation output step of comparing a calculated correlation dimension value with a correlation dimension calculation step and outputting a converged chaotic correlation dimension value. 제3항에 있어서, 상기 비교출력단계에서 계산된 상관 차원값을 비교하여, Dc(1)〈Dc(2)〈…Dc(CPn)이면 임베딩 차원을 늘려서 상관차원 계산단계를 반복하고, Dc(j)≒Dc(j+1)≒…≒Dc(CPn)이면 Dc(CPn)으로 수렴된 카오스 상관 차원값으로 출력하는 과정을 실행함을 특징으로 하는 카오스 신호 검출방법.The method of claim 3, wherein the correlation dimension values calculated in the comparison output step are compared with each other, so that Dc (1) < Dc (2) < If Dc (CPn), the embedding dimension is increased to repeat the correlation dimension calculation step, and Dc (j)? Dc (j + 1)? ≒ Dc (CPn), the process of outputting the chaotic correlation dimension converged to Dc (CPn). 제4항에 있어서, 상기 상관 차원 계산단게에서 인베딩 차원값을 각각, EDi, EDi+ΔEd, …, Edi+(i-1)ΔED, …EDi+(CPn-1)ΔED로 늘려서 계산하는 과정을 실행함을 특징으로 하는 카오스 신호 검출방법.5. The method according to claim 4, wherein the embedding dimension values in the correlation dimension calculation step are EDi, EDi + ΔEd,... , Edi + (i-1) ΔED,... A method of detecting a chaotic signal, characterized in that for performing calculation by increasing to EDi + (CPn-1) ΔED. 제4항에 있어서, 최대 임베딩 차원값(EDmax)까지 상기 과정을 반복하여 실행한 후에도 수렴성을 찾지 못한 경우 주어진 신호를 잡음으로 판단하여 출력함을 특징으로 하는 카오스 신호 검출방법.The chaos signal detection method according to claim 4, wherein if a convergence is not found even after repeatedly performing the above procedure up to the maximum embedding dimension value EDmax, the given signal is determined as noise and outputted. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940034728A 1994-12-16 1994-12-16 Chaos signal processing device KR0150664B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940034728A KR0150664B1 (en) 1994-12-16 1994-12-16 Chaos signal processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940034728A KR0150664B1 (en) 1994-12-16 1994-12-16 Chaos signal processing device

Publications (2)

Publication Number Publication Date
KR960025153A true KR960025153A (en) 1996-07-20
KR0150664B1 KR0150664B1 (en) 1998-10-15

Family

ID=19401930

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940034728A KR0150664B1 (en) 1994-12-16 1994-12-16 Chaos signal processing device

Country Status (1)

Country Link
KR (1) KR0150664B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100692599B1 (en) * 2005-03-24 2007-03-13 삼성전자주식회사 Method and apparatus for signal transmission using LDMA

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100692599B1 (en) * 2005-03-24 2007-03-13 삼성전자주식회사 Method and apparatus for signal transmission using LDMA

Also Published As

Publication number Publication date
KR0150664B1 (en) 1998-10-15

Similar Documents

Publication Publication Date Title
HUP0101836A1 (en) Apparatus and methods for detecting emotions and lie
KR870004458A (en) Detector signal processor inspection method and apparatus
KR19980036844A (en) Electrical Equipment Fault Diagnosis System Using Fast Fourier Transform (FFT) Algorithm
WO2004109012A3 (en) Method and device for identifying the cause of failures in industrial processes
US20190213328A1 (en) Model for detection of anomalous discrete data sequences
KR860008762A (en) Blood pressure measuring device and method
Fine Correlations and efficiency: testing the Bell inequalities
KR950034058A (en) Pitch period extractor of speech signal
KR960025153A (en) Chaos Signal Detection Device and Chaos Signal Detection Method
KR920005777A (en) Controller
EP1001352A1 (en) Data conversion method, data converter, and program storage medium
US20210365796A1 (en) Method and system for detecting anomalies in a spectrogram, spectrum or signal
JP2005284519A (en) Abnormality diagnosis apparatus
KR940004332A (en) Circuit test method and delay defect detector
US20080294445A1 (en) Method and apapratus for sinusoidal audio coding
BR112022002951A2 (en) System and method for controlling the start of a cleaning process for an appliance, system for controlling the start of a cleaning process for an oven, and, use of the system
KR102237682B1 (en) Guided missile inspection device providing real time graph display function and its operation method
KR102649576B1 (en) Threat signal detection device and method
CN219302674U (en) Echo signal processing circuit, chip and radar device of ultrasonic sensor
KR20220008230A (en) Noise avoidance method of sound field sensor
US20190029562A1 (en) Biological sound analyzing apparatus, biological sound analyzing method, computer program, and recording medium
JPH08304556A (en) Magnetometric sensing signal processor
Hammer et al. Adaptive transient event detection for industrial applications
JPH10246739A (en) Method and apparatus for detecting signal using state sum network of chaos neuron element
SU696483A2 (en) Adaptive time discretization device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060502

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee