KR960002018A - Data processing device - Google Patents

Data processing device Download PDF

Info

Publication number
KR960002018A
KR960002018A KR1019940015237A KR19940015237A KR960002018A KR 960002018 A KR960002018 A KR 960002018A KR 1019940015237 A KR1019940015237 A KR 1019940015237A KR 19940015237 A KR19940015237 A KR 19940015237A KR 960002018 A KR960002018 A KR 960002018A
Authority
KR
South Korea
Prior art keywords
output
data
buffer
port
data processing
Prior art date
Application number
KR1019940015237A
Other languages
Korean (ko)
Other versions
KR0155763B1 (en
Inventor
오상윤
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019940015237A priority Critical patent/KR0155763B1/en
Publication of KR960002018A publication Critical patent/KR960002018A/en
Application granted granted Critical
Publication of KR0155763B1 publication Critical patent/KR0155763B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1497—Details of time redundant execution on a single processing unit

Abstract

어느 하나의 출력포트에 에러가 발생된 경우 다른 하나의 출력포트를 통하여 데이타를 전송하는 데이타 처리장치가 개시된다.Disclosed is a data processing apparatus for transmitting data through one output port when an error occurs in one output port.

본 발명에 따른 데이타 처리장치는 제1출력포트부터 출력되는 데이타를 제1입력포트로 궤환입력시키는 제1버퍼; 제2출력포트로부터 출력되는 데이타를 제2입력포트로 궤환입력시키는 제2버퍼; 그리고 제1버퍼 혹은 제2버퍼로부터 출력되는 데이타를 선택하여 출력하는 멀티플렉서 구비함을 특징으로 한다.A data processing apparatus according to the present invention includes a first buffer for feedback inputting data output from a first output port to a first input port; A second buffer configured to feedback input data output from the second output port to the second input port; And a multiplexer for selecting and outputting data output from the first buffer or the second buffer.

본 발명에 따른 데이타 처리장치는 어느 하나의 출력포트에서 에러가 발생하더라고 여분의 출력포트를 통하여 데이타를 출력함으로써 시스템의 신뢰성을 제고시키는 효과를 갖는다.The data processing apparatus according to the present invention has the effect of improving the reliability of the system by outputting data through an extra output port even if an error occurs in any one output port.

Description

데이타 처리장치Data processing device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명에 따른 데이타 처리장치를 보이는 블럭도이다.1 is a block diagram showing a data processing apparatus according to the present invention.

Claims (1)

복수의 입출력포트를 갖는 데이타 처리장치에 있어서, 제1출력포트로부터 출력되는 데이타를 제1입력포트로 궤환입력시키는 제1버퍼; 제2출력포트로부터 출력되는 데이타를 제2입력포트로 궤환입력시키는 제2버퍼; 그리고 상기 제1버퍼 혹은 제2버퍼로부터 출력되는 데이타를 선택하여 출력하는 멀티플렉서를 구비하여, 상기 제1출력포트로 출력되는 데이타와 상기 제1입력포트로 궤환입력되는 데이타가 동일하지 않을 경우 상기 제2출력포트를 통하여 데이타를 출력함을 특징으로 하는 데이타처리장치.A data processing apparatus having a plurality of input / output ports, comprising: a first buffer for feeding back data input from a first output port to a first input port; A second buffer configured to feedback input data output from the second output port to the second input port; And a multiplexer for selecting and outputting data output from the first buffer or the second buffer, wherein the data output from the first output port and the data fed back to the first input port are not the same. 2. A data processing apparatus characterized by outputting data through two output ports. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940015237A 1994-06-29 1994-06-29 Data processing apparatus KR0155763B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940015237A KR0155763B1 (en) 1994-06-29 1994-06-29 Data processing apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940015237A KR0155763B1 (en) 1994-06-29 1994-06-29 Data processing apparatus

Publications (2)

Publication Number Publication Date
KR960002018A true KR960002018A (en) 1996-01-26
KR0155763B1 KR0155763B1 (en) 1998-11-16

Family

ID=19386692

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940015237A KR0155763B1 (en) 1994-06-29 1994-06-29 Data processing apparatus

Country Status (1)

Country Link
KR (1) KR0155763B1 (en)

Also Published As

Publication number Publication date
KR0155763B1 (en) 1998-11-16

Similar Documents

Publication Publication Date Title
KR920004996A (en) Electronic device
KR960706147A (en) Integrated circuit for processing digital signal
KR850005218A (en) Pseudo Stereo Signal Generator
KR830007001A (en) Digital signal processor
KR960009411A (en) Interverse buffer
KR920009597A (en) Printer Buffer Device
DK0846290T3 (en) Device for single-channel transmission of data originating from two data sources
KR970068365A (en) Communication control device and communication system using the same
KR960002018A (en) Data processing device
KR850002903A (en) Terminal processing device
KR850700162A (en) Output Comparison Control System and Method for Data Processing Equipment
KR940027383A (en) Bus multiplexing circuit
KR980007338A (en) Communication device between processor and device of electronic switchboard
KR950022543A (en) Dedicated line selection circuit of digital key phone system
KR910010322A (en) Security Module Circuit Using RSA Algorithm
KR930017313A (en) Parallel Parity Generation and Detection Circuit and Method
KR970076200A (en) Universal data input / output device
KR890009144A (en) Envelop Digit Generation Method
KR910010325A (en) Data transmission system using personal computer
KR910012939A (en) Local Bus Control Subunit
KR960001978A (en) Barrel shifter circuit
KR970028963A (en) Port test circuit of microprocessor
KR970049252A (en) Board Isolation Circuit of Bus System
KR920010461A (en) Control circuit of multi-input printer
KR970056151A (en) Parallel scrambler / descrambler

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050629

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee