KR950007405A - Scanning speed modulation circuit of television receiver - Google Patents

Scanning speed modulation circuit of television receiver Download PDF

Info

Publication number
KR950007405A
KR950007405A KR1019930016889A KR930016889A KR950007405A KR 950007405 A KR950007405 A KR 950007405A KR 1019930016889 A KR1019930016889 A KR 1019930016889A KR 930016889 A KR930016889 A KR 930016889A KR 950007405 A KR950007405 A KR 950007405A
Authority
KR
South Korea
Prior art keywords
sub
pulse
scanning speed
television receiver
speed
Prior art date
Application number
KR1019930016889A
Other languages
Korean (ko)
Other versions
KR0131576B1 (en
Inventor
고춘석
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019930016889A priority Critical patent/KR0131576B1/en
Publication of KR950007405A publication Critical patent/KR950007405A/en
Application granted granted Critical
Publication of KR0131576B1 publication Critical patent/KR0131576B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/01Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)

Abstract

본 발명은 텔레비젼 수상기에서의 주사속도 변조를 실행하는 텔레비젼 수상기의 주사속도 변조회로에 관한 것으로서, VM펄스를 적분하는 적분수단(22)과, 이 적분수단(22)에 의한 적분신호를 근거로 속도변조신호를 생성하는 버퍼 수단(23), 이 버퍼 수단(23)으로부터의 속도변조신호에 따라 속도변조 코일(L1)을 구동하는 구동수단(Q2), CRT에서의 부화면 재생시에 소정의 펄스를 출력하는 부화면 펄스 출력수단(21) 및, 이 부화면 펄스 출력수단(21)에 의한 출력펄스에 따라 상기 구동수단(Q2)으로부터 속도변조 코일(L1)로 공급되는 구동전류를 스위칭하는 스위치 수단(Q1)을 포함하여 구성된 것을 특징으로 한다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a scanning speed modulation circuit of a television receiver for performing scanning speed modulation on a television receiver, the integration means 22 of integrating VM pulses and the speed based on the integration signal by the integration means 22. A buffer means 23 for generating a modulated signal, a drive means Q2 for driving the speed modulating coil L1 in accordance with the speed modulated signal from the buffer means 23, and a predetermined pulse during sub-picture reproduction in the CRT; Switching means for switching the driving current supplied from the driving means Q2 to the speed modulating coil L1 in accordance with the output pulse of the sub-screen pulse output means 21 and this sub-screen pulse output means 21; Characterized in that it comprises a (Q1).

따라서, 본 발명에 의하면 주사속도 변조시에 발생하는 주화면에 의한 부화면 간섭을 억제할 수 있게 된다.Therefore, according to the present invention, it is possible to suppress the sub-screen interference due to the main screen generated during the scanning speed modulation.

Description

텔레비젼 수상기의 주사속도 변조회로Scanning speed modulation circuit of television receiver

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 주사속도 변조(SVM)를 위한 VM 펄스를 출력하는 회로를 나타낸 회로구성도,1 is a circuit diagram showing a circuit for outputting a VM pulse for scanning speed modulation (SVM);

제2도는 본 발명의 1실시예에 따른 주사속도 변조회로를 나타낸 회로구성도.2 is a circuit diagram showing a scanning speed modulation circuit according to an embodiment of the present invention.

Claims (1)

VM펄스를 적분하는 적분수단(22)과, 이 적분수단(22)에 의한 적분신호를 근거로 속도변조 신호를 생성하는 버퍼 수단(23), 이 버퍼 수단(23)으로부터의 속도변조 신호에 따라 속도변조 코일(L1)을 구동하는 구동수단(Q2), CRT에서의 부화면 재생시에 소정의 펄스를 출력하는 부화면 펄스 출력수단(21) 및, 이 부화면 펄스 출력수단(21)에 의한 출력펄스에 따라 상기 구동수단(Q2)으로부터 속도변조 코일(L1)로 공급되는 구동전류를 스위칭하는 스위칭 수단(Q1)을 포함하여 구성된 것을 특징으로 하는 텔레비젼 수상기의 주사속도 변조회로.Integrating means 22 for integrating the VM pulse, buffer means 23 for generating a speed modulating signal based on the integral signal by the integrating means 22, and in accordance with the speed modulating signal from the buffer means 23. The drive means Q2 for driving the speed modulating coil L1, the sub picture pulse output means 21 for outputting a predetermined pulse at the time of sub picture reproduction in the CRT, and the output by the sub picture pulse output means 21. And a switching means (Q1) for switching a driving current supplied from said driving means (Q2) to said speed modulating coil (L1) in response to a pulse. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임※ Note: The disclosure is based on the initial application.
KR1019930016889A 1993-08-28 1993-08-28 A circuit for modulating scanning speed of monitor KR0131576B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930016889A KR0131576B1 (en) 1993-08-28 1993-08-28 A circuit for modulating scanning speed of monitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930016889A KR0131576B1 (en) 1993-08-28 1993-08-28 A circuit for modulating scanning speed of monitor

Publications (2)

Publication Number Publication Date
KR950007405A true KR950007405A (en) 1995-03-21
KR0131576B1 KR0131576B1 (en) 1998-04-16

Family

ID=19362183

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930016889A KR0131576B1 (en) 1993-08-28 1993-08-28 A circuit for modulating scanning speed of monitor

Country Status (1)

Country Link
KR (1) KR0131576B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6340995B1 (en) * 1999-11-05 2002-01-22 Thomson Licensing Sa Emission control with scanning beam velocity modulation

Also Published As

Publication number Publication date
KR0131576B1 (en) 1998-04-16

Similar Documents

Publication Publication Date Title
KR960040033A (en) Progressive scan conversion of film mode
US5179320A (en) Signal adaptive beam scan velocity modulation
KR940013166A (en) Display device including correction circuit and correction circuit for use
KR900008867A (en) Television receiver
KR860003704A (en) Video Signal Emphasis Circuit
KR950007405A (en) Scanning speed modulation circuit of television receiver
KR860002197A (en) Automatic tube bias system
KR950022750A (en) Timing device of deflection waveform correction circuit
KR910013877A (en) Character generator
CA1283478C (en) Vertical deflection current generator
KR950010496A (en) TV receiver with caption display
KR940003041Y1 (en) Blanking circuit for monitor
KR960006532A (en) OSD (ON SCREEN DISPLAY) Signal Generator
KR200235179Y1 (en) Display device with high voltage drive circuit
KR950010661A (en) Video signal converter
JPH0490270A (en) Video signal control circuit
KR900009922Y1 (en) Character display controller
KR970025038A (en) TV's video signal processing device
KR940003363A (en) Video signal playback device
KR950012125A (en) Driving circuit of liquid crystal display panel
KR930004521Y1 (en) Skew jumping pulse control circuit
JPS63146575A (en) Velocity modulation circuit switching device
KR950004886A (en) Focus voltage regulator of television receiver
JPH06178143A (en) Horizontal blanking signal generation circuit
KR950015276A (en) VCR's On Screen Display (OSD) Character Anti-Letter Circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20001128

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee