KR930005398U - Parallel port communication system - Google Patents

Parallel port communication system

Info

Publication number
KR930005398U
KR930005398U KR2019910012551U KR910012551U KR930005398U KR 930005398 U KR930005398 U KR 930005398U KR 2019910012551 U KR2019910012551 U KR 2019910012551U KR 910012551 U KR910012551 U KR 910012551U KR 930005398 U KR930005398 U KR 930005398U
Authority
KR
South Korea
Prior art keywords
communication system
parallel port
port communication
parallel
port
Prior art date
Application number
KR2019910012551U
Other languages
Korean (ko)
Other versions
KR950008788Y1 (en
Inventor
강윤근
Original Assignee
엘지산전 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지산전 주식회사 filed Critical 엘지산전 주식회사
Priority to KR2019910012551U priority Critical patent/KR950008788Y1/en
Publication of KR930005398U publication Critical patent/KR930005398U/en
Application granted granted Critical
Publication of KR950008788Y1 publication Critical patent/KR950008788Y1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337Direct connection machines, e.g. completely connected computers, point to point communication networks
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
KR2019910012551U 1991-08-07 1991-08-07 Parallel port communication system KR950008788Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910012551U KR950008788Y1 (en) 1991-08-07 1991-08-07 Parallel port communication system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910012551U KR950008788Y1 (en) 1991-08-07 1991-08-07 Parallel port communication system

Publications (2)

Publication Number Publication Date
KR930005398U true KR930005398U (en) 1993-03-22
KR950008788Y1 KR950008788Y1 (en) 1995-10-14

Family

ID=19317649

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910012551U KR950008788Y1 (en) 1991-08-07 1991-08-07 Parallel port communication system

Country Status (1)

Country Link
KR (1) KR950008788Y1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7127631B2 (en) 2002-03-28 2006-10-24 Advanced Analogic Technologies, Inc. Single wire serial interface utilizing count of encoded clock pulses with reset

Also Published As

Publication number Publication date
KR950008788Y1 (en) 1995-10-14

Similar Documents

Publication Publication Date Title
DE69232158D1 (en) Communication system
DE69323460D1 (en) Communication system
DE59208057D1 (en) DATA COMMUNICATION SYSTEM
DE69230870T2 (en) Cordless communication system
DE68926995T3 (en) Communication system
DK370389D0 (en) COMMUNICATION SYSTEM
DK87991D0 (en) COMMUNICATION SYSTEM
DE59305164D1 (en) PORT CATATHETER
DE69428586T2 (en) COMMUNICATION SYSTEM
DE69030851T2 (en) Communication system
DE69126462D1 (en) ATM communication system
DE69128670D1 (en) ATM communication system
DE69325322D1 (en) Communication system
DK198889D0 (en) COMMUNICATION SYSTEM
DK386989A (en) COMMUNICATION SYSTEM
NO934074D0 (en) TELECOMMUNICATIONS SYSTEM
DK297389A (en) COMMUNICATION SYSTEM
DE69324568D1 (en) COMMUNICATION SYSTEM
DE69131997T2 (en) Communication systems
DE69231714T2 (en) Digital communication system
FI920806A (en) DRIVARRANGEMANG FOER EN PORT
DE69232645D1 (en) communication device
DK0711481T3 (en) Communication system
DE69222265T2 (en) Teleconferencing system
NO941911L (en) Communication system

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20010927

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee