KR910005630A - Test method of currency of time switch device - Google Patents

Test method of currency of time switch device Download PDF

Info

Publication number
KR910005630A
KR910005630A KR1019890012183A KR890012183A KR910005630A KR 910005630 A KR910005630 A KR 910005630A KR 1019890012183 A KR1019890012183 A KR 1019890012183A KR 890012183 A KR890012183 A KR 890012183A KR 910005630 A KR910005630 A KR 910005630A
Authority
KR
South Korea
Prior art keywords
ttma
tsp
tcma
tsma
test
Prior art date
Application number
KR1019890012183A
Other languages
Korean (ko)
Other versions
KR920005065B1 (en
Inventor
오돈성
강구홍
박권철
Original Assignee
경상현
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인 한국전자통신연구소 filed Critical 경상현
Priority to KR1019890012183A priority Critical patent/KR920005065B1/en
Publication of KR910005630A publication Critical patent/KR910005630A/en
Application granted granted Critical
Publication of KR920005065B1 publication Critical patent/KR920005065B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q1/00Details of selecting apparatus or arrangements
    • H04Q1/18Electrical details
    • H04Q1/20Testing circuits or apparatus; Circuits or apparatus for detecting, indicating, or signalling faults or troubles
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing

Abstract

내용 없음No content

Description

타임 스위치 장치의 통화로 시험방법Test method of currency of time switch device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명이 적용되는 시스템을 개략적으로 나타낸 블럭도.1 is a block diagram schematically showing a system to which the present invention is applied.

제2도는 타이스위치 장치의 구성을 나타낸 블럭도.2 is a block diagram showing the configuration of a tie switch device;

제3도는 본 발명의 자체통화로 시험의 일시예도.Figure 3 is a temporary illustration of the test in the self-currency of the present invention.

Claims (8)

MDXA(멀티플렉서 및 디멀티플렉서), TSMA(통화메모리수단), TCMA(제어메모리수단), MDXA4(멀테플레서 및 디멀테플레서), DLIA(데이터 링크 인터페이스), 및 TTMA(시험 및 유지보수 PBA)를 구비하고 있는 타임 스위치 장치에 있어서, 상기 타임스위치 장치내의 각 보드 및 자체 메모리 등을 초기화시킨후 상위 프로세서로부터 상기 타임스위치 통화로 시험명령을 받는 제1단계, 상기 TTMA 및 TCMA가 정상적으로 동작하는 가를 시험하는 2단계 상기 TTMA 및 TCMA가 정상적을 동작하면 다음 단계로 진행하고 정상적으로 동작하지 않으면 상위 프로세서로 보고하는 제3단계, 상기 타임스위치 장치의 통화로 시험 경로를 상기 TCMA를 제어하여 설정하는 제4단계, 상기 TTMA 및 TCMA를 제어하여 해당 시험 패턴을 상기 시험 경로로 송출하는 5단계, 및 상기 시험경로를 통과한 데이터를 상기 TTMA 또는 TCMA를 통하여 수신하여 처음 송출된 시험 패턴과 동일한 가를 조사한후 그 조사 결과를 상위 프로세서로 보고하는 제6단계로 구성된 것을 특징으로 하는 타임 스위치 장치의 통화로 시험방법.MDXA (multiplexer and demultiplexer), TSMA (call memory means), TCMA (control memory means), MDXA4 (multiplexer and demultiplexer), DLIA (data link interface), and TTMA (test and maintenance PBA) In the time switch device provided, the first step of initializing each board and its own memory, etc. in the time switch device and receiving a test command from the host processor through the time switch call, testing whether the TTMA and TCMA operate normally. Step 2 If the TTMA and TCMA operates normally proceeds to the next step and if the operation does not operate normally Step 3 to report to the higher processor, the fourth step of controlling the TCMA to set the test path by the call of the time switch device Controlling the TTMA and the TCMA to transmit a corresponding test pattern to the test path, and data passing through the test path. And a sixth step of investigating whether the test pattern is the same as the first test pattern received through the TTMA or TCMA, and reporting the survey result to a higher processor. 제1항에 있어서, 상기 제2단계는 TTMA를 시험하기 위해 TSP(타임스위치 프로세서)로 하여금 상기 TTMA로 시험패턴 데이터를 출력하여 상기 TTMA를 거쳐 다시 TSP로 들어오게 한 후 상기 TSP에서 비교 판독하는 단계와 상기 TCMA의 시험을 위해 상기와 동일한 과정으로 비교 판독하는 단계로 구성된 것을 특징으로 하는 통화로 시험 방법.The method of claim 1, wherein the second step includes a time switch processor (TSP) outputting test pattern data to the TTMA to test the TTMA, and then entering the TSP again through the TTMA and then comparing the read-out data at the TSP. And comparing and reading in the same procedure as above for testing the TCMA. 제1항에 있어서, 상기 제4단계의 통화로 시험 경로는 TSP - TCMA - TSMA - TCMA - TSP인 것을 특징으로 하는 통화로 시험방법.The method of claim 1, wherein the channel test path of the fourth step is TSP-TCMA-TSMA-TCMA-TSP. 제1항에 있어서, 상기 4단계의 통화로 시험경로는 TSP - TTMA - MDXA - TSMA - TCMA - TSP인 것을 특징으로하는 통화로 시험방법.The method of claim 1, wherein the four-path test path is TSP-TTMA-MDXA-TSMA-TCMA-TSP. 제1항에 있어서, 상기 제4단계의 통화로 시험경로는 TSP- TTMA - MDXA4 - TSMA - MDXA - TTMA - TSP인 것을 특징으로 하는 통화로 시험방법.The method of claim 1, wherein the channel test path of the fourth step is TSP-TTMA-MDXA4-TSMA-MDXA-TTMA-TSP. 제1항에 있어서, 상기 제4단계의 통화로 시험경로는 TSP- TCMA - TSMA - DLIA - 루프백 회로 - DLIA -TSMA -TCMA -TSP인 것을 특징으로 하는 통화로 시험방법.The method of claim 1, wherein the channel test path of the fourth step is TSP-TCMA-TSMA-DLIA-loopback circuit-DLIA-TSMA-TCMA-TSP. 제1항에 있어서, 상기 제4단계의 통화로 시험경로는 TSP - TTMA - MDXA - TSMA - DLIA - 루프백 회로 - DLIA - TSMA - MDXA - TTMA - TSP인 것을 특징으로 하는 통화로 시험방법.The method of claim 1, wherein the test path test path of the fourth step is TSP-TTMA-MDXA-TSMA-DLIA-loopback circuit-DLIA-TSMA-MDXA-TTMA-TSP. 제1항에 있어서, 상기 제4단계의 통화로 시험경로는 TSP - TTMA - MDXA - TSMA - MDXA4 - 인트리 졍터 - MDXA4 - TSMA - MDXA - TTMA - TSP인 것을 특징으로 하는 통화로 시험방법.The method of claim 1, wherein the test path test path of the fourth step is TSP-TTMA-MDXA-TSMA-MDXA4-Inlet Filter-MDXA4-TSMA-MDXA-TTMA-TSP. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890012183A 1989-08-26 1989-08-26 Channel testing method of time switch device KR920005065B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890012183A KR920005065B1 (en) 1989-08-26 1989-08-26 Channel testing method of time switch device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890012183A KR920005065B1 (en) 1989-08-26 1989-08-26 Channel testing method of time switch device

Publications (2)

Publication Number Publication Date
KR910005630A true KR910005630A (en) 1991-03-30
KR920005065B1 KR920005065B1 (en) 1992-06-26

Family

ID=19289271

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890012183A KR920005065B1 (en) 1989-08-26 1989-08-26 Channel testing method of time switch device

Country Status (1)

Country Link
KR (1) KR920005065B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100290661B1 (en) * 1999-04-10 2001-05-15 박종섭 Method for testing call route in full electronic exchange

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100290661B1 (en) * 1999-04-10 2001-05-15 박종섭 Method for testing call route in full electronic exchange

Also Published As

Publication number Publication date
KR920005065B1 (en) 1992-06-26

Similar Documents

Publication Publication Date Title
DK0403763T3 (en) Method and system for the compilation of computers or computer networks
MY130839A (en) Test system emulator
ES2130361T3 (en) BASED SYSTEM ON CONTOUR EXPLORATION AND METHOD FOR TESTING AND DIAGNOSIS.
KR840005596A (en) Self Test Subsystem for Reactor Protection Systems
EP0242255A3 (en) Circuit testing system
EP0377455A3 (en) Test mode switching system for lsi
KR910005630A (en) Test method of currency of time switch device
SE9503421D0 (en) Redundancy structure for digital voters
US3573445A (en) Device for programmed check of digital computers
KR960035043A (en) Fault block detection system using abnormal current and abnormal data output
SU694863A1 (en) Device for a test control of digital assemblies of computers
SU879592A1 (en) Device for simulation of digital computer faults
KR930001084A (en) Check system for transmission data abnormality in steelmaking process
KR960024424A (en) ROM Device Test Method and System
JPS61100064A (en) Time division switch channel supervisory system
Tsiang Advanced mobile phone service: Development support systems
KR910005628A (en) Link path test method of digital exchange
SU1406589A1 (en) Information input device
KR940023126A (en) How to monitor and report the bus access status of the device board of the electronic switchboard
DE59107381D1 (en) Method for concealing an input on a keyboard input device for security-relevant data
JPS5537634A (en) Integrated-circuit device
SU1390611A1 (en) Device for diagnostics of a group of n logical sections
KR960003213A (en) Digital Line Emulator and Control Method
JPS6120896B2 (en)
JPS6434046A (en) Pilot testing circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19980313

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee