KR870009587A - Mosaic screen generating circuit - Google Patents

Mosaic screen generating circuit Download PDF

Info

Publication number
KR870009587A
KR870009587A KR1019860001957A KR860001957A KR870009587A KR 870009587 A KR870009587 A KR 870009587A KR 1019860001957 A KR1019860001957 A KR 1019860001957A KR 860001957 A KR860001957 A KR 860001957A KR 870009587 A KR870009587 A KR 870009587A
Authority
KR
South Korea
Prior art keywords
mosaic screen
transistors
inverter
control
generating circuit
Prior art date
Application number
KR1019860001957A
Other languages
Korean (ko)
Other versions
KR890002389B1 (en
Inventor
권경안
전일중
Original Assignee
삼성전자 주식회사
정재은
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 정재은 filed Critical 삼성전자 주식회사
Priority to KR1019860001957A priority Critical patent/KR890002389B1/en
Publication of KR870009587A publication Critical patent/KR870009587A/en
Application granted granted Critical
Publication of KR890002389B1 publication Critical patent/KR890002389B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/16—Circuitry for reinsertion of dc and slowly varying components of signal; Circuitry for preservation of black or white level
    • H04N5/18—Circuitry for reinsertion of dc and slowly varying components of signal; Circuitry for preservation of black or white level by means of "clamp" circuit operated by switching circuit
    • H04N5/185—Circuitry for reinsertion of dc and slowly varying components of signal; Circuitry for preservation of black or white level by means of "clamp" circuit operated by switching circuit for the black level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T3/00—Geometric image transformations in the plane of the image
    • G06T3/40—Scaling of whole images or parts thereof, e.g. expanding or contracting
    • G06T3/4038—Image mosaicing, e.g. composing plane images from plane sub-images
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K7/00—Modulating pulses with a continuously-variable modulating signal
    • H03K7/08—Duration or width modulation ; Duty cycle modulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2200/00—Indexing scheme for image data processing or generation, in general
    • G06T2200/32—Indexing scheme for image data processing or generation, in general involving image mosaicing

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Studio Circuits (AREA)

Abstract

내용 없음.No content.

Description

모자이크 화면 발생회로Mosaic screen generating circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도의 (가)도는 일반적인 출력화면 상태도.Fig. 1A is a general output screen state diagram.

(나)도는 모자이크된 본 발명의 출력화면 상태.(B) is a mosaic of the output screen of the present invention.

제2도는 본 발명의 블록다이어그램도.2 is a block diagram of the present invention.

제3도는 본 발명의 회로도.3 is a circuit diagram of the present invention.

Claims (1)

수평 및 수직 블랭크 신호(HB)(VB)가 트랜지스터(Q1)(Q4)를 통하여 가변저항(VR1)(VR2) 콘덴서(C1)(C2) 제너다이오드(ZD1)(ZD|2)와 연결된 비교기(A1)(A2)에서 제어용 트랜지스터(Q2)(Q3)(Q5)(Q6)를 출력되게 구형파 발진 및 펄스폭 변조부(10)(15)를 구성하고 트랜지스터(Q7-Q10)로 구성된 인버터 및 논인버터부(20)를 통하여 다이오드(D3-D5)로 구성된 앤드 게이트(AD1)에서 일측으로 트랜지스터(Q14)(Q16)(Q17)로 구성된 스위칭 믹서부(35)를 제어하게 구성시킨후 타측으로 앤드게이트(AD1)의 출력이 인버터(25)를 통하여 클램프회로(30)에서 혹 레벨이 보정되게 구성한 모자이크 화면 발생회로.Horizontal and vertical blank signals HB (VB) pass through transistors Q 1 (Q 4 ) and variable resistors VR 1 (VR 2 ) condenser (C 1 ) (C 2 ) zener diodes (ZD 1 ) (ZD 2 ) the square wave oscillation and pulse width modulators 10 and 15 to output the control transistors Q 2 , Q 3 , Q 5 and Q 6 from the comparator A 1 and A 2 connected thereto. And the transistor Q 14 (Q 16 ) to one side from an AND gate AD 1 composed of diodes D 3 -D 5 through an inverter and a non-inverter portion 20 composed of transistors Q 7 -Q 10 . (Q 17 ) is configured to control the switching mixer 35 is configured to control the mosaic screen generated on the other side, the output of the end gate (AD 1 ) is configured to correct the lump level in the clamp circuit 30 through the inverter 25 Circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019860001957A 1986-03-15 1986-03-15 Mosaic signal oscillating circuit KR890002389B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019860001957A KR890002389B1 (en) 1986-03-15 1986-03-15 Mosaic signal oscillating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019860001957A KR890002389B1 (en) 1986-03-15 1986-03-15 Mosaic signal oscillating circuit

Publications (2)

Publication Number Publication Date
KR870009587A true KR870009587A (en) 1987-10-27
KR890002389B1 KR890002389B1 (en) 1989-07-02

Family

ID=19248911

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019860001957A KR890002389B1 (en) 1986-03-15 1986-03-15 Mosaic signal oscillating circuit

Country Status (1)

Country Link
KR (1) KR890002389B1 (en)

Also Published As

Publication number Publication date
KR890002389B1 (en) 1989-07-02

Similar Documents

Publication Publication Date Title
KR900011144A (en) Duty control circuit
KR920015378A (en) Substrate bias circuit
KR880000880A (en) Comparator
KR890016740A (en) Bi-CMOS Inverter Circuit
KR870009587A (en) Mosaic screen generating circuit
KR890003200A (en) Horizontal deflection output circuit
KR840002185A (en) Serial signal transmitter
KR930005232A (en) Semiconductor integrated circuit
KR890012480A (en) Timing pulse generator
KR910010952A (en) Volume control circuit of telephone ring signal
KR870009382A (en) Latch circuit with two hold loops
SU1525898A1 (en) Switching device
KR850002199A (en) Keying pulse generator
KR910021036A (en) Comparator circuit
KR940017066A (en) Dead time generation method of inverter drive device
KR890012433A (en) Complementary Transistor Inverter (CTI) Circuit
KR910012793A (en) Automatic Focused Motor Drive Circuit System Using Pulse Width Modulation
KR910015112A (en) Oscillator (VCO)
KR960036334A (en) Variable delay circuit
KR900019458A (en) Automatic horizontal S correction control circuit by feedback
KR920009072A (en) PWM output control circuit with maximum offset level adjustment
KR900008775A (en) Switching circuit
KR870010739A (en) T.V Electronic Sensing Automatic Power Control
KR930015277A (en) Automatic output voltage compensation device of inverter
KR910010456A (en) Video signal switching circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee