KR100339377B1 - Controlling device and method for stabile driving of LCD Panel - Google Patents
Controlling device and method for stabile driving of LCD Panel Download PDFInfo
- Publication number
- KR100339377B1 KR100339377B1 KR1019990035235A KR19990035235A KR100339377B1 KR 100339377 B1 KR100339377 B1 KR 100339377B1 KR 1019990035235 A KR1019990035235 A KR 1019990035235A KR 19990035235 A KR19990035235 A KR 19990035235A KR 100339377 B1 KR100339377 B1 KR 100339377B1
- Authority
- KR
- South Korea
- Prior art keywords
- unit
- image
- signal
- mute
- driving
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 24
- 239000004973 liquid crystal related substance Substances 0.000 claims abstract description 23
- 230000001360 synchronised effect Effects 0.000 abstract description 6
- 238000010586 diagram Methods 0.000 description 2
- 230000005283 ground state Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/026—Arrangements or methods related to booting a display
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
본 발명은 액정표시장치(LCD;Liquid Crystal Display)의 액정패널(LCD Panel)을 안정적으로 구동시키기 위한 제어장치 및 그 제어방법에 관한 것이다.The present invention relates to a control apparatus for stably driving a liquid crystal panel (LCD panel) of a liquid crystal display (LCD) and a control method thereof.
종래 기술에서는 영상스칼러부가 초기화 과정에서 불안정한 수평동기신호를 발생하게 되는데, 엘씨디(LCD)구동부가 초기 구동중인 상태에서 상기 불안정한 수평동기신호(H-sync)가 입력되면 액정패널이 정상적으로 구동하지 못하는 경우가 발생하는 문제점이 있었다.In the prior art, the image scalar unit generates an unstable horizontal synchronizing signal during the initialization process. When the LCD driver is initially driven and the unstable horizontal synchronizing signal (H-sync) is input, the liquid crystal panel cannot operate normally. There was a problem that occurred.
본 발명에서는 마이컴의 제어를 받아 구동동작하는 뮤트부를 구성하여, 마이컴에서 영상스칼러부의 초기화 과정에서 불안정한 수평동기신호(H-sync)가 발생되는 구간에는 뮤트부를 구동시켜 LCD구동부로 불안정한 수평동기신호가 인가되는 것을 차단시키고, 불안정한 수평동기신호가 발생되는 일정시간이 지나면 뮤트부의 동작을 오프시켜 LCD구동부로 정상적인 수평동기신호가 인가되도록 함으로써, LCD구동부로 정상적인 수평동기신호를 인가시켜 액정패널이 안정적으로 구동될 수 있도록 하기 위한 것이다.According to the present invention, a mute unit configured to operate under the control of a microcomputer is configured, and an unstable horizontal synchronizing signal is driven by an LCD driver by driving the mute unit in a section where an unstable horizontal sync signal (H-sync) is generated during the initialization of the image scalar unit in the microcomputer. The LCD panel is stable by turning off the mute part and applying a normal horizontal synchronous signal to the LCD driver after a certain period of time when an unstable horizontal synchronous signal is generated. It is intended to be driven by.
Description
본 발명은 액정표시장치(LCD;Liquid Crystal Display)의 액정패널(LCD Panel)을 안정적으로 구동시키기 위한 제어장치 및 제어방법에 관한 것으로, 특히 영상스칼러부의 초기화 과정에서 발생되는 불안정한 수평동기신호가 엘씨디 구동부(LCD Driving)로 인가되는 것을 차단하여 액정패널이 안정적으로 구동될 수 있도록 한 제어장치 및 그 제어방법에 관한 것이다.The present invention relates to a control device and a control method for stably driving a liquid crystal panel (LCD panel) of a liquid crystal display (LCD), and particularly, an unstable horizontal synchronizing signal generated during an initialization process of an image The present invention relates to a control device and a method of controlling the same so that the liquid crystal panel can be stably driven by blocking the application to the LCD driving unit.
종래 액정표시장치(LCD;Liquid Crystal Display)의 구성은 도 1에 도시된 바와같이, 아날로그 영상신호(CVBS)를 디지털신호(Y/U/V)로 변환하여 출력하는 영상 디코더부(Video Decorder)(1)와, 상기 영상디코더부(1)에서 출력된 디지털신호와 OSD R/G/B신호를 혼합하여 출력하는 영상스위칭부(2)와, 상기 영상스위칭부(2)에서 출력된 디지털 영상신호를 액정패널(LCD Panel)(도면에 미도시)에 맞는 일정신호 포맷(Format)으로 변환시키는 영상스칼러부(Video Scaler)(3)와, 상기 영상스칼러부(3)에서 처리될 디지털 영상신호를 임시 저장하기 위한 메모리부(4)와, 상기 영상스칼러부(3)로부터 디지털 영상신호가 입력되면 액정패널를 구동시키는 LCD구동부(5)와, 영상디코더부(1), 영상스위칭부(2), 영상스칼러부(3)를 리셋시키는 리셋 아이씨(Reset IC)(6)를 포함한다.As shown in FIG. 1, a conventional liquid crystal display (LCD) includes a video decoder unit for converting an analog image signal CVBS into a digital signal Y / U / V and outputting the same. (1), an image switching unit (2) for mixing and outputting a digital signal output from the image decoder unit (1) and an OSD R / G / B signal, and a digital image output from the image switching unit (2) A video scaler 3 for converting a signal into a constant signal format suitable for an LCD panel (not shown), and a digital to be processed by the image scaler 3. A memory unit 4 for temporarily storing an image signal, an LCD driver 5 for driving a liquid crystal panel when a digital image signal is input from the image scalar unit 3, an image decoder unit 1, an image switching unit (2) and a reset IC 6 for resetting the image scalar unit 3.
상기와 같이 구성된 종래 액정표시장치의 동작을 도 1을 참조하여 설명하면 다음과 같다.The operation of the conventional liquid crystal display device configured as described above will be described with reference to FIG. 1.
먼저, 기기가 전원 온(Power on)상태가 되면 시스템 각 부로 일정 전원전압(3.3V와 5V)이 인가되고, 리셋 아이씨(6)에 의해 영상디코더부(1), 영상스위칭부(2), 영상스칼러부(3)는 하드웨어 리셋(Hardware reset)된다.First, when the device is powered on, constant power supply voltages (3.3V and 5V) are applied to each part of the system, and the image decoder unit 1, the image switching unit 2, The image scalar unit 3 is hardware reset.
그리고, 마이컴(도면에 미도시)에서는 영상디코더부(1), 영상스위칭부(2), 영상스칼러부(3)를 각각 초기화(Initialization; 레지스터 기본값을 세팅)시킨다.In addition, the microcomputer (not shown in the drawing) initializes the image decoder unit 1, the image switching unit 2, and the image scalar unit 3, respectively.
이와같이, 초기화 과정이 수행되면 영상디코더부(1)에서는 입력 영상신호(CVBS;Composite Video Baseband Signal)를 디지털신호인 Y/U/V신호로 변환하여 영상스위칭부(2)로 출력하고, 영상스위칭부(2)에서는 디지털신호인 Y/U/V신호와 OSD R/G/B신호를 혼합하여(Soft mix) 영상스칼러부(3)로 출력한다.As described above, when the initialization process is performed, the image decoder 1 converts an input video signal (CVBS) into a Y / U / V signal, which is a digital signal, and outputs it to the image switching unit 2, and then performs image switching. In section 2, the Y / U / V signal, which is a digital signal, and the OSD R / G / B signal are mixed (soft mix) and output to the image scalar unit 3.
한편, 영상스칼러부(3)에서는 입력된 디지털 영상신호(640*480)를 액정패널(도면에 미도시)에 맞는 일정신호 포맷(Format)(1024*768)으로 변환하여 LCD구동부(5)로 출력하고, LCD구동부(5)에서는 영상스칼러부(4)로부터 디지털 영상신호(Digital R/G/B, H-sync, V-sync, Odd/Even, Clock)가 입력되면 액정패널을 구동시켜 디지털 영상신호가 액정패널 화면에 디스플레이되어진다.On the other hand, the image scalar unit 3 converts the input digital video signal 640 * 480 into a predetermined signal format (1024 * 768) suitable for a liquid crystal panel (not shown). The LCD driver 5 drives the liquid crystal panel when a digital image signal (Digital R / G / B, H-sync, V-sync, Odd / Even, Clock) is input from the image scalar 4. The digital video signal is displayed on the liquid crystal panel screen.
그러나, 상기와 같은 종래 기술에서는 영상스칼러부(3)가 초기화(Initialization) 과정에서 불안정한 신호(H-sync, V-sync, Odd/Even)를 발생하게 되는데, 이때 LCD구동부(5)가 초기 구동중인 상태에 상기의 불안정한 신호들중 수평동기신호(H-sync)가 LCD구동부(5)로 입력되면 액정패널이 정상적으로 구동하지 못하는 경우가 발생하게 되는 문제점이 있었다.However, in the prior art as described above, the image scalar unit 3 generates an unstable signal (H-sync, V-sync, Odd / Even) during the initialization process, wherein the LCD driver 5 is initially initialized. Among the unstable signals in the driving state, when the horizontal synchronous signal (H-sync) is input to the LCD driver 5, there is a problem in that the liquid crystal panel cannot be normally driven.
본 발명에서는 마이컴의 제어를 받아 구동되는 뮤트부를 구성하여 영상스칼러부가 초기화되는 과정에서 발생하는 불안정한 수평동기신호를 상기 뮤트부를 통해 접지시켜 LCD구동부로 불안정한 수평동기신호가 인가되는 것을 차단하여 액정패널이 안정적으로 구동될 수 있도록 하기 위한 것이다.In the present invention, by forming a mute unit driven under the control of the microcomputer, the unstable horizontal sync signal generated in the process of initializing the image scalar unit is grounded through the mute unit, thereby preventing the unstable horizontal sync signal from being applied to the LCD driver. This is to be able to drive stably.
도 1은 종래 액정표시장치의 블럭 구성도를 나타낸 도면1 is a block diagram illustrating a conventional liquid crystal display device.
도 2는 본 발명 액정패널의 안정적 구동을 위한 제어장치의 구성도를 나타낸 도면2 is a view showing the configuration of a control device for the stable driving of the liquid crystal panel of the present invention
도 3은 본 발명 액정패널의 안정적 구동을 위한 제어방법의 플로우챠트를 나타낸 도면3 is a flowchart illustrating a control method for stable driving of the liquid crystal panel of the present invention.
도 4는 본 발명에 있어서 시스템 각 부의 출력파형도를 나타낸 도면4 is a view showing an output waveform diagram of each part of the system in the present invention;
본 발명 액정패널(LCD Panel)의 안정적 구동을 위한 제어장치의 구성은 도 1에 도시된 바와같이, 아날로그 영상신호(CVBS)를 디지털신호(Y/U/V)로 변환하여 출력하는 영상 디코더부(Video Decorder)(10)와, 상기 영상디코더부(10)에서 변환 출력된 디지털신호와 OSD R/G/B신호를 혼합하여 출력하는 영상 스위칭부(20)와, 상기영상스위칭부(20)에서 출력된 디지털 영상신호를 액정패널(LCD Panel)에 맞는 일정신호 포맷으로 변환시키는 영상스칼러부(Video Scaler)(30)와, 상기 영상스칼러부(30)에서 처리될 디지털 영상신호를 임시 저장하기 위한 메모리부(40)와, 상기 영상스칼러부(30)로부터 디지탈 영상신호가 입력되면 액정패널를 구동시키는 LCD구동부(50)와, 영상디코더부(10), 영상스위칭부(20), 영상스칼러부(30)를 리셋시키는 리셋 아이씨(Reset IC)(60)와, 시스템 각 부를 초기화 및 뮤트부(80)의 구동동작을 제어하는 마이컴(70)과, 상기 마이컴(70)의 제어를 받아 구동되어 영상스칼러부(30)의 초기화 과정에서 발생되는 불안정한 수평동기신호를 일정시간동안 접지시키는 뮤트부(80)를 포함하여 구성되며,According to an exemplary embodiment of the present invention, a control apparatus for stably driving a liquid crystal panel includes an image decoder unit for converting an analog image signal CVBS into a digital signal Y / U / V and outputting the same. (Video Decorder) 10, an image switching unit 20 for mixing and outputting the digital signal converted by the image decoder unit 10 and the OSD R / G / B signal, and the image switching unit 20 The video scaler 30 converts the digital video signal output from the video signal into a predetermined signal format suitable for the LCD panel, and temporarily converts the digital video signal to be processed by the video scalar 30. A memory unit 40 for storing, an LCD driver 50 for driving a liquid crystal panel when the digital image signal is input from the image scalar unit 30, an image decoder unit 10, an image switching unit 20, A reset IC 60 for resetting the image scalar 30, and initializing and The microcomputer 70 for controlling the driving operation of the card unit 80 and the microcomputer 70 are driven under the control of the microcomputer 70 to ground the unstable horizontal synchronization signal generated during the initialization of the image scalar unit 30 for a predetermined time. It is configured to include a mute unit 80,
미설명 부호, R1,R2는 저항, Q1은 트랜지스터이다.Reference numerals R1 and R2 denote resistors and Q1 denote transistors.
상기와 같은 구성요소에 의한 구현되는 본 발명 액정패널(LCD Panel)의 안정적 구동을 위한 제어방법은 다음과 같다.The control method for stable driving of the LCD panel according to the present invention implemented by the above components is as follows.
전원전압(5V,3.3V)이 인가되면 영상디코더부와 영상스위칭부를 초기화하는 제 1과정과, 상기 영상디코더부와 영상스위칭부가 초기화되면 영상스칼러부를 소프트웨어 리셋하고 영상스칼러부에 정상적으로 전원전압이 인가 및 리셋이 성공적으로 수행되었는가를 판단하는 전원 온(Power on) 체크(Check)를 수행하는 제 2과정과, 상기 제 2과정에서 전원 온 상태이면 영상스칼러부의 출력단자를 Tri-state로 세트 및 초기화하고 불안정한 수평동기신호가 발생되는 일정시간동안(200msec) 뮤트부로 하이신호를 출력하는 제 3과정과, 불안정한 수평동기신호가 발생되는 일정시간이 지나면 영상스칼러부의 출력단자를 Normal-state로 세트 및 뮤트부로 로우신호를 출력하는 제 4과정으로 진행됨을 특징으로 한다.A first step of initializing the image decoder unit and the image switching unit when the power voltages 5V and 3.3V are applied; and resetting the image scaler software when the image decoder unit and the image switching unit are initialized, A second process of performing a power on check to determine whether the application and reset have been successfully performed; and if the power is turned on in the second process, the output terminal of the image scalar unit as a tri-state. A third process of outputting a high signal to the mute unit for a predetermined time (200 msec) during the set time and initialization and the unstable horizontal sync signal is generated, and after a predetermined time when the unstable horizontal sync signal is generated, the output terminal of the image scalar unit is normal-state. The process proceeds to a fourth process of outputting a low signal to the row set and mute parts.
이하, 본 발명의 작용효과를 첨부된 도면을 참조하여 설명하면 다음과 같다.Hereinafter, with reference to the accompanying drawings, the effects of the present invention will be described.
먼저, 기기가 전원 온(Power on)상태가 되면 시스템 각 부로 일정 전원전압(3.3V와 5V)이 인가(도 3의 A)되고, 리셋 아이씨(Reset IC)(60)에 의해서 영상디코더부(10), 영상스위칭부(20), 영상스칼러부(30)는 하드웨어 리셋(Hardware reset)된다.First, when the device is in a power-on state, a predetermined power supply voltage (3.3V and 5V) is applied to each part of the system (A in FIG. 3), and the image decoder unit (B) is reset by the reset IC 60. 10), the image switching unit 20, the image scalar unit 30 is a hardware reset (Hardware reset).
그리고, 시스템 각 부로 일정 전원전압(3.3V와 5V)이 인가되고 50msec(하드웨어 리셋후의 안정화 시간)의 시간이 지나면, 마이컴(70)에서는 영상디코더부(10)와 영상스위칭부(20)의 각종 레지스터(Register)를 기본값으로 세팅(Setting)하는 초기화(Initialization)를 수행한다.(도 3의 A-B구간)Then, when a constant power supply voltage (3.3V and 5V) is applied to each part of the system and a time of 50 msec (stabilization time after a hardware reset) has elapsed, the microcomputer 70 performs various operations of the image decoder unit 10 and the image switching unit 20. Initialization is performed to set the register to the default value (AB section in FIG. 3).
상기 영상디코더부(10)와 영상스위칭부(20)가 초기화되면 마이컴(70)에서는 영상스칼러부(30)를 소프트웨어 리셋(Software Reset)하고, 10msec후에 영상스칼러부(40)의 특정 레지스터에 특정값을 라이트/리드(Write/Read)하여 Write/Read한 값이 일치하는지를 확인한다.When the image decoder unit 10 and the image switching unit 20 are initialized, the microcomputer 70 resets the image scalar unit 30 by software reset, and after 10 msec, the specific register of the image scalar unit 40 is reset. Write / read specific value in to and check if the value written / read matches.
그 결과 Write/Read한 값이 일치하면 영상스칼러부(30)에 정상적으로 전원전압이 공급되고 리셋이 성공적으로 수행되었는가를 판단하는 전원 온 체크(Power On Check)를 수행한다.(도 3의 C구간)As a result, when the values of the write / read match, the power supply is normally supplied to the image scalar unit 30 and a power on check is performed to determine whether the reset was successfully performed. section)
이때, 마이컴(70)에서는 영상스칼러부(30)에 정상적으로 전원전압이 공급되고 리셋이 성공적으로 수행되었으면, 영상스칼러부(30)의 출력포트(Port)를 tri-state로 세트(Set) 및 영상스칼러부(30)를 초기화한후 불안정한 수평동기신호(H-sync)의 출력기간인 200msec시간동안 뮤트(Mute)부(80)로 하이(High)의 뮤트(Mute)신호를 출력한다.(도 3의 D구간)At this time, when the power supply voltage is normally supplied to the image scalar unit 30 and the reset is successfully performed, the microcomputer 70 sets the output port of the image scalar unit 30 to tri-state. And a high mute signal to the mute unit 80 for a 200 msec time, which is an output period of the unstable horizontal sync signal (H-sync), after initializing the image scalar unit 30. (Section D of Fig. 3)
한편, 뮤트부(80)에서는 마이컴(70)으로부터 하이의 뮤트신호가 입력되면 내부에 포함된 트랜지스터(Q1)가 온상태가 되어 영상스칼러부(30)의 수평동기신호 출력단자에서 출력되는 수평동기신호(H-sync)는 트랜지스터(Q1)를 통해 접지(Ground)상태가 된다.On the other hand, in the mute unit 80, when a high mute signal is input from the microcomputer 70, the transistor Q1 included therein is turned on, and the horizontal unit outputs from the horizontal synchronous signal output terminal of the image scalar unit 30. The synchronization signal H-sync is in a ground state through the transistor Q1.
이때, 영상스칼러부(30)의 수평동기신호 출력포트에서 출력되는 불안정한 수평동기신호는 뮤트부(80)의 동작으로 0.5V이하의 낮은 출력신호로 출력되어 LCD구동부(50)의 구동동작에 영향을 미치지 못하게 된다.At this time, the unstable horizontal synchronous signal output from the horizontal synchronous signal output port of the image scalar unit 30 is output as a low output signal of 0.5V or less by the operation of the mute unit 80 so as to drive the LCD driver 50. Will not affect.
이후, 마이컴(70)에서는 불안정한 수평동기신호의 출력기간인 200msec시간이 지나면 영상스칼러부(30)의 출력단자를 Normal state로 세트하고, 동시에 뮤트부(80)로 로우(Low)의 뮤트신호를 출력한다(도 3의 E구간).Thereafter, the microcomputer 70 sets the output terminal of the image scalar unit 30 to the normal state after 200 msec, which is the output period of the unstable horizontal synchronization signal, and simultaneously mutes the low signal to the mute unit 80. Is output (section E of FIG. 3).
한편, 뮤트부(80)에서는 마이컴(70)으로부터 로우의 뮤트신호가 입력되면 내부에 포함된 트랜지스터(Q1)가 오프상태가 되므로, 영상스칼러부(30)의 수평동기신호 출력단자에서 출력되는 정상적인 수평동기신호가 LCD구동부(50)로 인가된다.On the other hand, in the mute unit 80, when the mute signal of the low is input from the microcomputer 70, the transistor Q1 included therein is turned off, and thus is output from the horizontal synchronization signal output terminal of the image scalar unit 30. The normal horizontal synchronizing signal is applied to the LCD driver 50.
그 결과 LCD구동부(50)로 정상적인 수평동기신호가 인가되어 액정패널(도면에 미도시)이 안정적으로 구동될 수 있다.As a result, a normal horizontal synchronization signal is applied to the LCD driver 50 so that the liquid crystal panel (not shown) can be stably driven.
그리고, 기기가 스탠바이(Standby)상태이면 마이컴(70)에서는 뮤트부(80)로 하이신호를 출력해 영상스칼러부(30)에서 출력되는 수평동기신호는 접지상태가 된다.When the device is in the standby state, the microcomputer 70 outputs a high signal to the mute unit 80 so that the horizontal synchronization signal output from the image scalar unit 30 becomes a ground state.
상기와 같이, 시스템 각 부로 전원전압이 공급되고 초기화 과정이 완료되면 영상디코더부(10)에서는 입력 영상신호(CVBS;Composite Video Baseband Signal)를 디지털신호인 Y/U/V신호로 변환하여 영상스위칭부(20)로 출력하고, 영상스위칭부(20)에서는 디지털신호인 Y/U/V신호와 OSD R/G/B신호를 혼합하여(Soft mix) 영상스칼러부(30)로 출력한다.As described above, when the power supply voltage is supplied to each part of the system and the initialization process is completed, the video decoder 10 converts the input video signal (CVBS; Composite Video Baseband Signal) into a digital signal Y / U / V signal to switch the video. The output unit 20 outputs the Y / U / V signal and the OSD R / G / B signal, which are digital signals, to the image scalar unit 30.
이때, 영상스칼러부(30)에서는 입력된 디지털 영상신호(640*480)를 액정패널에 맞는 일정신호 포맷(Format)(1024*768)으로 변환되어 LCD구동부(50)로 출력한다.At this time, the image scalar unit 30 converts the input digital image signal 640 * 480 into a predetermined signal format (1024 * 768) suitable for the liquid crystal panel and outputs the same to the LCD driver 50.
그리고, LCD구동부(50)에서는 영상스칼러부(30)로부터 디지털 영상신호(Digital R/G/B, H-sync, V-sync, Odd/Even, Clock)가 입력되면 액정패널(도면에 미도시)을 구동시킴으로써, 상기 디지털 영상신호(Digital R/G/B, H-sync, V-sync, Odd/Even, Clock)가 액정패널 화면에 디스플레이되어진다.In the LCD driver 50, when a digital image signal (Digital R / G / B, H-sync, V-sync, Odd / Even, Clock) is input from the image scalar unit 30, the LCD panel 50 is not shown in the drawing. By driving the digital video signal (Digital R / G / B, H-sync, V-sync, Odd / Even, Clock) is displayed on the liquid crystal panel screen.
상기에서 설명한 바와같이, 본 발명에서는 영상스칼러부가 초기화되는 과정에서 발생하는 불안정한 수평동기신호를 일정시간동안 접지시켜 LCD구동부로 정상적인 수평동기신호가 인가되도록 함으로써, 액정패널을 안정적으로 구동시킬 수가 있다.As described above, in the present invention, the liquid crystal panel can be stably driven by grounding the unstable horizontal synchronization signal generated during the initialization of the image scalar unit for a predetermined time so that the normal horizontal synchronization signal is applied to the LCD driver. .
Claims (2)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019990035235A KR100339377B1 (en) | 1999-08-24 | 1999-08-24 | Controlling device and method for stabile driving of LCD Panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019990035235A KR100339377B1 (en) | 1999-08-24 | 1999-08-24 | Controlling device and method for stabile driving of LCD Panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20010019034A KR20010019034A (en) | 2001-03-15 |
| KR100339377B1 true KR100339377B1 (en) | 2002-06-03 |
Family
ID=19608510
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019990035235A KR100339377B1 (en) | 1999-08-24 | 1999-08-24 | Controlling device and method for stabile driving of LCD Panel |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR100339377B1 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100663295B1 (en) * | 2003-02-17 | 2007-01-02 | 비오이 하이디스 테크놀로지 주식회사 | A timing controller for use of liquid crystal display |
| KR100687349B1 (en) * | 2004-04-30 | 2007-02-27 | 비오이 하이디스 테크놀로지 주식회사 | Automatic recovery method in case of an error of TFT-LCD Module |
-
1999
- 1999-08-24 KR KR1019990035235A patent/KR100339377B1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR20010019034A (en) | 2001-03-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100666599B1 (en) | Timing Controller and Display Apparatus Including the Same and Method for Controlling Initial Drive | |
| JP4181228B2 (en) | Liquid crystal display device driving circuit having power saving function | |
| US6621489B2 (en) | LCD display unit | |
| KR101081765B1 (en) | Liquid crystal display device and driving method of the same | |
| US20080084371A1 (en) | Liquid crystal display for preventing residual image phenomenon and related method thereof | |
| KR960007544B1 (en) | Osd apparatus of monitor | |
| KR100318979B1 (en) | Controller and control method for liquid-crystal display panel, and liquid-crystal display device | |
| JP2735451B2 (en) | Multi-scan type liquid crystal display device | |
| JPH1115425A (en) | Display mode switch control display | |
| KR100421006B1 (en) | A apparatus and method for eliminating afterimage state | |
| KR0147491B1 (en) | The power supply sequence control system of liquid crystal display device | |
| US7345683B2 (en) | Driver circuit for driving display device, a display device having the same, and a method of driving the same | |
| KR100339377B1 (en) | Controlling device and method for stabile driving of LCD Panel | |
| JPH10319916A (en) | Liquid crystal display device | |
| US6134575A (en) | Factory mode free setting apparatus and method thereof | |
| JP3800826B2 (en) | Display drive integrated circuit | |
| JP4599912B2 (en) | Liquid crystal display | |
| JP2005062484A (en) | Display device and driving method of display device | |
| JPH08307804A (en) | Semiconductor integrated circuit with preset function | |
| KR101178713B1 (en) | Liquid crystal display device and driving circuit thereof for note-sized personal computer | |
| KR100268480B1 (en) | Display system having a formatconverter module | |
| JP2003216112A (en) | Liquid crystal driving circuit | |
| US20240098336A1 (en) | Method for fast starting up television display function and television system | |
| KR100925291B1 (en) | Liquid crystal display device | |
| KR100429222B1 (en) | Method for Power on sequence in PDP TV |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20130424 Year of fee payment: 12 |
|
| FPAY | Annual fee payment |
Payment date: 20140424 Year of fee payment: 13 |
|
| FPAY | Annual fee payment |
Payment date: 20150424 Year of fee payment: 14 |
|
| FPAY | Annual fee payment |
Payment date: 20160422 Year of fee payment: 15 |
|
| LAPS | Lapse due to unpaid annual fee |