JPS6491238A - Arithmetic control system - Google Patents

Arithmetic control system

Info

Publication number
JPS6491238A
JPS6491238A JP24834687A JP24834687A JPS6491238A JP S6491238 A JPS6491238 A JP S6491238A JP 24834687 A JP24834687 A JP 24834687A JP 24834687 A JP24834687 A JP 24834687A JP S6491238 A JPS6491238 A JP S6491238A
Authority
JP
Japan
Prior art keywords
repeating
control variable
control
return address
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP24834687A
Other languages
Japanese (ja)
Inventor
Nobuaki Takanashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP24834687A priority Critical patent/JPS6491238A/en
Publication of JPS6491238A publication Critical patent/JPS6491238A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To realize the arithmetic control with excellent reliability and maintenance properties by preparing a control processing part which performs the repeating actions as a subroutine secondary program and therefore facilitating a programming job causing a repeated process even with the use of low-level language. CONSTITUTION:The repeating start input 1 is called out so that a control variable which limits the repeating frequency is initialized in a process 10. In a process 11 the conditions to end the repeating actions, the increase of the control variable as well as a certain address of an instruction which shifts the control when the repeating arithmetic is through are preserved. In a process 31 the jumping destination address is set after the repeating operation as a return address when said control variable satisfies the end conditions in a process 20. When the control variable does not satisfy the end conditions, each return address is designated in a process 32 so that a return address is set at a start part. At the same time, an increase amount is added to the control variable in a process 40 and returned to each set return address. Thus it is possible to avoid the increase of instruction steps of a low-level language.
JP24834687A 1987-09-30 1987-09-30 Arithmetic control system Pending JPS6491238A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24834687A JPS6491238A (en) 1987-09-30 1987-09-30 Arithmetic control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24834687A JPS6491238A (en) 1987-09-30 1987-09-30 Arithmetic control system

Publications (1)

Publication Number Publication Date
JPS6491238A true JPS6491238A (en) 1989-04-10

Family

ID=17176724

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24834687A Pending JPS6491238A (en) 1987-09-30 1987-09-30 Arithmetic control system

Country Status (1)

Country Link
JP (1) JPS6491238A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE40498E1 (en) 1993-05-27 2008-09-09 Matsushita Electric Industrial Co., Ltd. Variable address length compiler and processor improved in address management

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5346245A (en) * 1976-10-08 1978-04-25 Hitachi Ltd Microprogram controller
JPS60132242A (en) * 1983-12-20 1985-07-15 Matsushita Electric Ind Co Ltd Program control device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5346245A (en) * 1976-10-08 1978-04-25 Hitachi Ltd Microprogram controller
JPS60132242A (en) * 1983-12-20 1985-07-15 Matsushita Electric Ind Co Ltd Program control device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE40498E1 (en) 1993-05-27 2008-09-09 Matsushita Electric Industrial Co., Ltd. Variable address length compiler and processor improved in address management

Similar Documents

Publication Publication Date Title
JPS6491238A (en) Arithmetic control system
JPS5676822A (en) Control system for input/output device
EP0342017A3 (en) Inference processor using meta knowledge
JPS5725068A (en) Vector processor
JPS5495133A (en) Input/output processing control system
JPS5523510A (en) Sequence control unit
JPS5739408A (en) Programmable logic controller
JPS57191731A (en) Operating system for terminal equipment
JPS56168214A (en) Process step-forward type sequence controller
JPS57108938A (en) Preventing circuit for runaway control of program controller
JPS56127233A (en) Input/output control system
JPS6464026A (en) Command executing system
JPS649503A (en) Sequence controller
JPS6453249A (en) Input/output control system for batch control of plural input/output processes
JPS5720833A (en) Sequence controller
JPS5797109A (en) Sequence controller
JPS5769310A (en) Operand setting method of sequencer
JPS5779539A (en) Logical process input and output system
JPS56145405A (en) Control system of process driving type programmable sequence controller
JPS55115104A (en) Step sequence control system
JPS55116105A (en) Multiple repetition control system of numerical controller
JPS56137404A (en) Sequence controller
JPS53120350A (en) Computer for process control
Harte A Description of the Programming Language MASCOT
NOWICKI Time-optimal control of a complex of dynamic independent operations