JPS6419479A - Image processing system - Google Patents
Image processing systemInfo
- Publication number
- JPS6419479A JPS6419479A JP62174748A JP17474887A JPS6419479A JP S6419479 A JPS6419479 A JP S6419479A JP 62174748 A JP62174748 A JP 62174748A JP 17474887 A JP17474887 A JP 17474887A JP S6419479 A JPS6419479 A JP S6419479A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- mode
- showing
- dma
- lsi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Image Processing (AREA)
Abstract
PURPOSE:To support a DMA mode without providing a special circuit on the outside, by inputting a signal for showing the end of an external input data of a binary image compressing/expanding LSI, and a signal for showing the end of an internal generation data, so as to select a processing based on a pipeline processing/DMA transfer, respectively. CONSTITUTION:A selecting means inputs a signal (EOP) for showing the end of a data inputted from the outside of a binary image compressing/expanding LSI, and a signal (FEOPC) for showing the end of a data generated in the inside, to a processing means. In this state, in case of a pipeline mode, the EOP signal from the outside is fetched from an EOPW being an I/O pin of the LSI, and in case of a DMA mode, an FEOPC2 is generated in the LSI. Which is selected as for the EOPW and the FEOPC2 is controlled by a signal (DMA) for showing whether the mode is the pipeline mode or the DMA mode. In such a way, in case of executing a processing by a DMA transfer by connecting this system to a personal computer, it is unnecessary to provide a special circuit on the outside.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62174748A JP2695790B2 (en) | 1987-07-15 | 1987-07-15 | Image processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62174748A JP2695790B2 (en) | 1987-07-15 | 1987-07-15 | Image processing system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6419479A true JPS6419479A (en) | 1989-01-23 |
JP2695790B2 JP2695790B2 (en) | 1998-01-14 |
Family
ID=15983991
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62174748A Expired - Lifetime JP2695790B2 (en) | 1987-07-15 | 1987-07-15 | Image processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2695790B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5289577A (en) * | 1992-06-04 | 1994-02-22 | International Business Machines Incorporated | Process-pipeline architecture for image/video processing |
JPH06229476A (en) * | 1991-12-03 | 1994-08-16 | Hitachi Ltd | Sliding device, fluid device, compressor, and its manufacture |
US5450599A (en) * | 1992-06-04 | 1995-09-12 | International Business Machines Corporation | Sequential pipelined processing for the compression and decompression of image data |
-
1987
- 1987-07-15 JP JP62174748A patent/JP2695790B2/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06229476A (en) * | 1991-12-03 | 1994-08-16 | Hitachi Ltd | Sliding device, fluid device, compressor, and its manufacture |
US5289577A (en) * | 1992-06-04 | 1994-02-22 | International Business Machines Incorporated | Process-pipeline architecture for image/video processing |
US5450599A (en) * | 1992-06-04 | 1995-09-12 | International Business Machines Corporation | Sequential pipelined processing for the compression and decompression of image data |
Also Published As
Publication number | Publication date |
---|---|
JP2695790B2 (en) | 1998-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101996961B1 (en) | Methods and systems for data analysis in a state machine | |
US4910669A (en) | Binary tree multiprocessor | |
US8680888B2 (en) | Methods and systems for routing in a state machine | |
KR880010365A (en) | Bus Interface Circuits for Digital Data Processors | |
SE7905350L (en) | Hierarchical DATA SYSTEM FOR GENERATION OF SELECTIVE OUTPUTS FROM RECEIVED INPUTS | |
JPS6419479A (en) | Image processing system | |
JPS5537663A (en) | Start system of option hardware | |
JPS6453273A (en) | Image data memory circuit in image processor | |
JPS6435647A (en) | Data processing system | |
JPS5523532A (en) | Power source control system of small-size electronic computer | |
JPS6470880A (en) | Digital image processor | |
JPS5627465A (en) | Electronic computer system output system | |
JPS6468790A (en) | Image display processor | |
SU746532A1 (en) | Microprocessor | |
TW451130B (en) | Device and method of fast editing ROM with parallel port | |
JPS5621241A (en) | Pipeline control method for computer operation | |
JPS553047A (en) | Microdiagnosis system | |
JPS6488839A (en) | Addressing circuit | |
JPS564826A (en) | Electronic computer | |
JPS564844A (en) | Information processor | |
JPH03282729A (en) | Data processor | |
JPS6432388A (en) | Data processor | |
JPS5665240A (en) | Data transfer system of display unit | |
JPH05289713A (en) | Programmable controller | |
JPS57193871A (en) | Document processing system |