JPS63193777A - Television video modulator - Google Patents
Television video modulatorInfo
- Publication number
- JPS63193777A JPS63193777A JP62025764A JP2576487A JPS63193777A JP S63193777 A JPS63193777 A JP S63193777A JP 62025764 A JP62025764 A JP 62025764A JP 2576487 A JP2576487 A JP 2576487A JP S63193777 A JPS63193777 A JP S63193777A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- modulation circuit
- carrier
- carrier wave
- video signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001629 suppression Effects 0.000 claims abstract description 18
- 230000001360 synchronised effect Effects 0.000 claims abstract description 8
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000006866 deterioration Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
Abstract
Description
【発明の詳細な説明】 (産業上の利用分野) 本発明はテレビジョン映像変調器に関する。[Detailed description of the invention] (Industrial application field) The present invention relates to television video modulators.
(従来の技術)
従来の映像変調器の構成を第3図に、各部の信号波形を
第4図に示している。入力映像信号4は白黒TV信号の
場合、周知のように各レベルは、0を搬送波レベル、1
00%を同期レベルの先端、12.5%を基準白レベル
、75%をペデスタルレベル(黒レベル)としている。(Prior Art) The configuration of a conventional video modulator is shown in FIG. 3, and the signal waveforms of each part are shown in FIG. 4. When the input video signal 4 is a black and white TV signal, as is well known, each level is 0 as the carrier wave level and 1 as the carrier wave level.
00% is the tip of the synchronization level, 12.5% is the reference white level, and 75% is the pedestal level (black level).
入力映像信号4は、前段の装置(図示せず)が交流結合
されている場合、映像信号に必要な直流成分が失われて
い名ので、これを再生するため、必ずペデスタル・クラ
ンプ回路lで、ペデスタルレベルをOvにクランプする
。ペデスタル・クランプされた映像信号5は、搬送波抑
圧変調回路2で映像搬送波6を振幅変調する。しかし、
映像信号のペデスタルレベルがOvにクランプされてい
るため、変調出力の搬送波成分が抑圧され、変調出力波
形は7bのようになり、規定の変調波形7aにならない
。If the input video signal 4 is AC-coupled to the previous stage device (not shown), the DC component necessary for the video signal will be lost, so in order to regenerate this, the input video signal 4 must be connected to a pedestal clamp circuit l. Clamp the pedestal level to Ov. The pedestal-clamped video signal 5 undergoes amplitude modulation of a video carrier wave 6 in a carrier wave suppression modulation circuit 2 . but,
Since the pedestal level of the video signal is clamped to Ov, the carrier wave component of the modulated output is suppressed, and the modulated output waveform becomes like 7b and does not become the prescribed modulated waveform 7a.
このため、直流バイアス3を搬送波抑圧変調回路2に加
え、変調回路の直流バランスをくずして、変調出力に搬
送波成分を漏洩させ、規定の変調波形7aを得ている。For this reason, a DC bias 3 is applied to the carrier wave suppression modulation circuit 2 to disrupt the DC balance of the modulation circuit and cause the carrier wave component to leak into the modulated output, thereby obtaining a prescribed modulation waveform 7a.
また、従来の映像変調器では、直流バイアス3を可変し
て、変調出力に現れる搬送波成分を調整し、振幅変調度
を決定している。Furthermore, in the conventional video modulator, the DC bias 3 is varied to adjust the carrier wave component appearing in the modulated output, thereby determining the degree of amplitude modulation.
(発明が解決しようとする問題点)
このように、従来の映像変調器は搬送波抑圧変調回路に
直流バイアスをかけて振幅変調しているので、直流バイ
アス条件が変動すると変調出力のレベルや変調度が著し
く変化するという欠点がある。また、搬送波抑圧変調回
路は一般にダイオードまたはトランジスタなどの半導体
で構成されているため、周囲温度等の変化により半導体
の特性変化が生じ、バイアス条件が変動する。このため
、変調出力のレベル、変調度の変動などの不安定現象を
生ずる。(Problem to be Solved by the Invention) In this way, conventional video modulators perform amplitude modulation by applying a DC bias to the carrier wave suppression modulation circuit, so when the DC bias condition changes, the level of the modulated output and the modulation degree change. The disadvantage is that it changes significantly. Furthermore, since carrier wave suppression modulation circuits are generally constructed of semiconductors such as diodes or transistors, characteristics of the semiconductors change due to changes in ambient temperature, etc., and bias conditions fluctuate. This causes unstable phenomena such as fluctuations in the level of modulated output and the degree of modulation.
また、搬送波抑圧変調回路の直流的なバランスをくずし
ていることか、映像信号の重要な特性である微分位相、
微分利得などの特性の劣化原因になっている。In addition, the differential phase, which is an important characteristic of video signals, may be due to the loss of the DC balance of the carrier suppression modulation circuit.
This causes deterioration of characteristics such as differential gain.
(問題点を解決するための手段)
本発明の映像変調器は、これらの変動、特性劣化の原因
である搬送波抑圧変調回路の直流バイアスを廃し、かつ
映像信号の搬送波ゼロレベルをOVに、同期レベルを正
または負の一定電圧にクランプする同期クランプ回路を
前記ペデスタルクランプ回路の代わりに用いることによ
って、安定度および特性の向上を図るものである。以下
図面により説明する。(Means for Solving the Problems) The video modulator of the present invention eliminates the DC bias of the carrier wave suppression modulation circuit, which is the cause of these fluctuations and characteristic deterioration, and synchronizes the carrier wave zero level of the video signal with OV. Stability and characteristics are improved by using a synchronous clamp circuit that clamps the level to a constant positive or negative voltage in place of the pedestal clamp circuit. This will be explained below with reference to the drawings.
(実施例)
第1図は本発明の実施例を示す基本構成図、第2図はそ
の各部の波形を示す。映像信号人力11は説明の便宜上
第2図に示すものと同一とする。(Embodiment) FIG. 1 is a basic configuration diagram showing an embodiment of the present invention, and FIG. 2 shows waveforms of each part thereof. For convenience of explanation, the video signal input 11 is assumed to be the same as that shown in FIG.
映像信号人力11は、同期クランプ回路9で波形12a
または12bに示すように、同期信号の先端を一定電圧
にクランプし、映像信号に必要な直流成分を再生する。The video signal input 11 is converted into a waveform 12a by the synchronous clamp circuit 9.
Alternatively, as shown in 12b, the leading end of the synchronizing signal is clamped to a constant voltage to reproduce the DC component necessary for the video signal.
この同期クランプ回路9は、入力映像信号11がすでに
第3図のペデスタル・クランプ回路lにより第4図5に
示すように、ペデスタル・クランプされている場合は、
単なるレベルシフト回路を用いて、同期信号の先端を一
定電圧にし、+2aまたは12bに示すような波形を得
るようにしてら良い。If the input video signal 11 has already been pedestally clamped by the pedestal clamp circuit l of FIG. 3 as shown in FIG.
A simple level shift circuit may be used to set the leading end of the synchronization signal to a constant voltage to obtain a waveform as shown at +2a or 12b.
波形12aまたは12bに示すように、同期クランプさ
れた映像信号I2を直流バイアス電圧の加わらない搬送
波抑圧変調回路10に入力して搬送波13を振幅変調す
ると、映像信号12aまたは12bに含まれている直流
成分の働きにより、搬送波抑圧変調回路10の出力に搬
送波成分が現れ、従来装置のように搬送波抑圧変調回路
の直流バランスを損なうことなく、規定の変調波14が
得られる。この場合搬送波抑圧変調回路10は、直流か
らの周波数成分を通過し得る回路構成のものであること
が必要である。As shown in waveform 12a or 12b, when the synchronously clamped video signal I2 is input to the carrier wave suppression modulation circuit 10 to which no DC bias voltage is applied and the carrier wave 13 is amplitude-modulated, the DC contained in the video signal 12a or 12b is Due to the function of the carrier wave component, a carrier wave component appears in the output of the carrier wave suppression modulation circuit 10, and a prescribed modulated wave 14 can be obtained without impairing the DC balance of the carrier wave suppression modulation circuit as in the conventional device. In this case, the carrier suppression modulation circuit 10 needs to have a circuit configuration that can pass frequency components from direct current.
(発明の効果)
以上述べたように、本装置では変調度、出力レベルは、
変調回路以前の映像信号の段階で設定し、従来装置のよ
うに搬送波抑圧変調回路自体が変調度などの特性に関与
しないため、高安定動作が期待できる。(Effect of the invention) As described above, in this device, the modulation degree and output level are
It is set at the video signal stage before the modulation circuit, and unlike conventional devices, the carrier wave suppression modulation circuit itself does not affect characteristics such as the modulation degree, so highly stable operation can be expected.
また、本装置では搬送波抑圧変調回路に直流バイアスを
加えていないため、微分位相、微分利得などの映像特性
の劣化が少ない。Furthermore, since this device does not apply a DC bias to the carrier suppression modulation circuit, there is little deterioration in video characteristics such as differential phase and differential gain.
このように、本発明の装置は従来装置に見られた欠点を
改善し、高安定、高性能なテレビジョン映像変調器が実
現できるという利点がある。As described above, the device of the present invention has the advantage of improving the drawbacks seen in conventional devices and realizing a highly stable and high-performance television video modulator.
第1図は本発明の実施例を示す基本構成図、第2図は第
1図の各部の波形図、第3図は従来装置の構成図、第4
図は第3図の各部の波形図である。
9・・・同期クランプ回路、10・・・搬送波抑圧変調
回路、It〜14・・・各部の波形。
特許出願人 日本無線株式会社
〉
口
Ss u′)D
ぐ 曽へ −豐FIG. 1 is a basic configuration diagram showing an embodiment of the present invention, FIG. 2 is a waveform diagram of each part of FIG. 1, FIG. 3 is a configuration diagram of a conventional device, and FIG.
The figure is a waveform diagram of each part of FIG. 3. 9... Synchronous clamp circuit, 10... Carrier wave suppression modulation circuit, It-14... Waveforms of each part. Patent applicant: Japan Radio Co., Ltd.
Gu Soe - 豐
Claims (1)
ベルを正又は負の一定電圧にクランプする同期クランプ
回路と、該同期クランプ回路の出力信号を変調信号入力
とする、直流成分を通す回路構成の搬送波抑圧変調回路
から成るテレビジョン映像変調器。A synchronous clamp circuit that clamps the carrier wave zero level of a video signal to 0 volts and a synchronous level to a constant positive or negative voltage, and a circuit configuration that passes a DC component and uses the output signal of the synchronous clamp circuit as a modulation signal input. A television video modulator consisting of a carrier wave suppression modulation circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62025764A JPS63193777A (en) | 1987-02-06 | 1987-02-06 | Television video modulator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62025764A JPS63193777A (en) | 1987-02-06 | 1987-02-06 | Television video modulator |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS63193777A true JPS63193777A (en) | 1988-08-11 |
Family
ID=12174904
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62025764A Pending JPS63193777A (en) | 1987-02-06 | 1987-02-06 | Television video modulator |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63193777A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02301284A (en) * | 1989-03-31 | 1990-12-13 | General Instr Corp | Method and equipment for canceling scramble of television signal |
-
1987
- 1987-02-06 JP JP62025764A patent/JPS63193777A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02301284A (en) * | 1989-03-31 | 1990-12-13 | General Instr Corp | Method and equipment for canceling scramble of television signal |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3974460A (en) | High frequency modulator, such as an amplitude modulator, including a frequency multiplier | |
US4354200A (en) | Amplitude modulator circuit for modulating a video signal on a carrier signal | |
JPS63193777A (en) | Television video modulator | |
GB1406364A (en) | Arrangement for television signal delay | |
KR930017459A (en) | Butter phase correction circuit | |
JP3135253B2 (en) | Signal processing device | |
JP2962877B2 (en) | Image signal processing device | |
JP2530229B2 (en) | Video signal clamp circuit | |
JPH0112457Y2 (en) | ||
JPS622850Y2 (en) | ||
KR950008535Y1 (en) | Frequency stabilized apparatus in high frequency modulator | |
US5097347A (en) | Method and apparatus for generating a playback clock from a 2.5 MHz chroma PLL | |
JPS6036947Y2 (en) | clip circuit | |
US4459552A (en) | Low-noise video preamplifier | |
JPH0244571A (en) | Automatic frequency control circuit | |
JPS6357995B2 (en) | ||
JP2636238B2 (en) | Expander circuit | |
JPH0213514B2 (en) | ||
JP2874698B2 (en) | Non-linear distortion compensator | |
KR920002121Y1 (en) | Video signal same period stabilizing circuit | |
JPS63131669A (en) | Processing circuit for recording luminance signal | |
JPH0462632B2 (en) | ||
JPS6148312B2 (en) | ||
JPS5924587B2 (en) | ultrasonic delay circuit | |
KR890001269A (en) | RF modulator |