JPS6165342A - Artificial disk device transfer processor - Google Patents

Artificial disk device transfer processor

Info

Publication number
JPS6165342A
JPS6165342A JP59186910A JP18691084A JPS6165342A JP S6165342 A JPS6165342 A JP S6165342A JP 59186910 A JP59186910 A JP 59186910A JP 18691084 A JP18691084 A JP 18691084A JP S6165342 A JPS6165342 A JP S6165342A
Authority
JP
Japan
Prior art keywords
slave
request
cpu
master
disk device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59186910A
Other languages
Japanese (ja)
Inventor
Akio Saito
斎藤 彰男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP59186910A priority Critical patent/JPS6165342A/en
Publication of JPS6165342A publication Critical patent/JPS6165342A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To transfer data to a slave CPU and to reduce the load on a master CPU by providing the slave CPU which is coupled closely to the master CPU, and storing its operation system in the main storage. CONSTITUTION:When an input/output request to an artificial disk 4 is generated by the master CPU1, the master OS3 accepts this request and converts this request into a request for data transfer between a main storage device 2 and the artificial disk 4, and the OS generates an interruption for the data transfer request to the slave CPU5, and enters an input/output wait state. The slave CPU5 when recognizing the data transfer request transfers data between the main storage device 2 and artificial disk 4 under the slave OS6 and annunciates an interruption to the master CPU after the transfer is completed.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、大容量主記憶装置を擬似的なディスク装置
(以下、擬似ディスク装置と称する)として配置し得る
電子計算機システムにおける擬似ディスク装置の転送プ
ロセッサに関するものである0 〔従来の技術〕 過方法を示すものである。
Detailed Description of the Invention [Field of Industrial Application] This invention relates to a pseudo disk device in a computer system in which a large-capacity main storage device can be arranged as a pseudo disk device (hereinafter referred to as a pseudo disk device). 0 [Prior Art] This is a method related to a transfer processor.

図において、(1)は主中央処置装置(以下マスクCP
σと称する)、(2)は主記憶装置、(8)は主記憶装
置(8)上で動作するマスクCP U (1)のオペレ
ーティングシステム(以下、マスタ08と称する)、(
4)は大容量記憶装置をディスクと見做した擬似ディス
ク装置である。
In the figure, (1) is the main central treatment unit (hereinafter referred to as mask CP).
σ), (2) is the main memory, (8) is the operating system of the mask CPU (1) (hereinafter referred to as master 08) that operates on the main memory (8), (
4) is a pseudo disk device that treats a mass storage device as a disk.

上記構成において、擬似ディスク装置(4)に対し入出
力要求が発生した場合、従来ではマスクCPU(1)上
で動作するマスクOS (8)が実際のディスク装置と
主記憶装置(2)との間で行われる入出力動作を擬似デ
ィスク装置(4)と主記憶装置(2)との間のムーブ命
令に変換してそれらの間のデータ転送を実現していた。
In the above configuration, when an input/output request occurs to the pseudo disk device (4), conventionally the mask OS (8) running on the mask CPU (1) connects the actual disk device and main storage device (2). Data transfer between the pseudo disk device (4) and the main storage device (2) was realized by converting input/output operations performed between the virtual disk device (4) and the main memory device (2) into move commands.

〔発明の解決しようとする問題点〕[Problem to be solved by the invention]

上記の従来のデータ転送方法では、実際のディスク装置
を用いたデータ転送方法に比し、応答性、信頼性等の点
で優れているが、反面データの転送量に比例してマスタ
c p ry (1)が高負荷になるという問題点があ
った。
The conventional data transfer method described above is superior in terms of responsiveness, reliability, etc. compared to data transfer methods using actual disk devices, but on the other hand, the amount of data transferred is There was a problem that (1) resulted in a high load.

この発明は上、記の問題点を解消すべくなされたもので
、マスクCPUの負荷を軽減し得る擬似ディスク装置の
転送プロセッサを提供することを目的とする。
The present invention has been made to solve the above-mentioned problems, and an object of the present invention is to provide a transfer processor for a pseudo disk device that can reduce the load on a mask CPU.

〔問題点を解決するための手段〕[Means for solving problems]

この発明にかかる擬似ディスク装置転送プロセッサは、
同一の電子計算機システム内に装備されるマスクCPU
とは別にスレーブCPUを設けたものである。
The pseudo disk device transfer processor according to the present invention includes:
Mask CPU installed in the same computer system
A slave CPU is separately provided.

〔作用〕[Effect]

この発明においては、上記のスレーブCPσにより擬似
ディスクのデータの転送処理を行わせることでマスクC
PHの負荷の軽減を図る。
In this invention, by having the slave CPσ perform data transfer processing on the pseudo disk, the mask C
Aim to reduce PH load.

〔実施例〕〔Example〕

第1図は、この発明の一実施例を示すブロック図である
。なお、第2図と同−又は相当部分には同一符号を付し
である。同図において、(6)はマスタc P U (
1)とは別に設けられかつそのマスクCP[J(1)と
密結合されたスレーブCPσ、(6)はマスクCP U
 (1)と同じ主記憶装置(2)で動作するスレーブc
 P [J (5)のオペレーションシステム(以下ス
レーブO8と称する)である。
FIG. 1 is a block diagram showing one embodiment of the present invention. Note that the same or equivalent parts as in FIG. 2 are given the same reference numerals. In the same figure, (6) is the master CPU (
1) and the slave CPσ closely coupled with its mask CP[J(1), (6) is the mask CPU
Slave c operating on the same main storage device (2) as (1)
P [J (5) operation system (hereinafter referred to as slave O8).

上記の構成において、マスクCPσ(1)上で擬似ディ
スク(4)に対する入出力要求が発生した場合、まず、
マスクOS (a)が入出力要求を受付ける。次いで、
マスタ08はかかる入出力要求を主記憶装置(2)と擬
似ディスク(4)との間のデータ転送要求に変換する。
In the above configuration, when an input/output request to the pseudo disk (4) occurs on the mask CPσ(1), first,
Mask OS (a) accepts input/output requests. Then,
The master 08 converts such an input/output request into a data transfer request between the main storage device (2) and the pseudo disk (4).

その後、スレーブCPσ(5)に対し、データ転送要求
の割込みを発生し、マスク0S(a)は、実際の入出力
起動命令と同じように入出力待ち状態となる。
Thereafter, an interrupt for a data transfer request is generated to the slave CPσ(5), and the mask 0S(a) enters an input/output waiting state in the same way as an actual input/output activation command.

一方、データ転送要求の割込みを受取ったスレーブc 
P U (5)は、その内容を認識するとともにスレー
ブOS (6)が主記憶装置(2)と擬似ディスク(4
)との間のデータ転送を行い、転送終了後、マスクCP
σに対して割込みとして報告する。
On the other hand, slave c that received the data transfer request interrupt
The P U (5) recognizes the contents and the slave OS (6) uses the main storage (2) and the pseudo disk (4).
), and after the transfer is completed, the mask CP
Report as an interrupt for σ.

マスタ08 (8)では、かかる割込みを入出力終了割
込みとして受取り、実際の入出力装置からの割込みと同
様に処理され、擬似ディスク(4)の入出力要求に対す
る終了処理が行われる。
The master 08 (8) receives such an interrupt as an input/output end interrupt, processes it in the same way as an interrupt from an actual input/output device, and performs end processing for the input/output request of the pseudo disk (4).

〔発明の効果〕〔Effect of the invention〕

この発明によれば、マスクCPUの他にこのマスクCP
σに密結合されたスレーブCPU及びそのオペレーショ
ンシステムを主記憶装置に設けたので、このスレーブC
PUを介して主記憶装置、擬似ディスク間のデータ転送
を行うことができ、したがってマスクCPσの負荷の軽
減を図ることができる。
According to this invention, in addition to the mask CPU, this mask CP
Since the slave CPU and its operation system tightly coupled to σ are provided in the main memory, this slave CPU
Data can be transferred between the main storage device and the pseudo disk via the PU, and therefore the load on the mask CPσ can be reduced.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、この発明の一実施例を示す擬似ディスク装置
転送プロセッサの構成を示すブロック図、第2図は従来
の上記プロセッサの構成を示すブロック図である。 (1)・・マスタcptr(z)*・主記憶装置(8)
・・マスタOS   (4)・・擬似ディスク装置(5
)・・スレーブCPU (6)・・スレーブO8
FIG. 1 is a block diagram showing the configuration of a pseudo disk device transfer processor according to an embodiment of the present invention, and FIG. 2 is a block diagram showing the configuration of the conventional processor. (1) Master cptr (z) * Main storage device (8)
... Master OS (4) ... Pseudo disk device (5
)...Slave CPU (6)...Slave O8

Claims (1)

【特許請求の範囲】[Claims] 大容量記憶装置を擬似的なディスク装置として配置し得
る電子計算機システムにおける擬似ディスク装置転送プ
ロセッサにおいて、主中央処理装置の他にこの主中央処
理装置に密結合されるように設けた従属中央処理装置と
、主記憶装置に設けた前記従属中央処理装置の操作手段
とを有することを特徴とする擬似ディスク装置転送プロ
セッサ。
In a pseudo disk device transfer processor in a computer system in which a mass storage device can be arranged as a pseudo disk device, a subordinate central processing unit provided in addition to the main central processing unit so as to be tightly coupled to the main central processing unit and operating means for the subordinate central processing unit provided in a main storage device.
JP59186910A 1984-09-06 1984-09-06 Artificial disk device transfer processor Pending JPS6165342A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59186910A JPS6165342A (en) 1984-09-06 1984-09-06 Artificial disk device transfer processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59186910A JPS6165342A (en) 1984-09-06 1984-09-06 Artificial disk device transfer processor

Publications (1)

Publication Number Publication Date
JPS6165342A true JPS6165342A (en) 1986-04-03

Family

ID=16196823

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59186910A Pending JPS6165342A (en) 1984-09-06 1984-09-06 Artificial disk device transfer processor

Country Status (1)

Country Link
JP (1) JPS6165342A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63186364A (en) * 1987-01-29 1988-08-01 Matsushita Electric Ind Co Ltd Microprocessor control circuit
EP0427539A2 (en) * 1989-11-09 1991-05-15 International Business Machines Corporation I/O Emulation

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63186364A (en) * 1987-01-29 1988-08-01 Matsushita Electric Ind Co Ltd Microprocessor control circuit
EP0427539A2 (en) * 1989-11-09 1991-05-15 International Business Machines Corporation I/O Emulation

Similar Documents

Publication Publication Date Title
JPS6165342A (en) Artificial disk device transfer processor
EP0560393B1 (en) Microprocessor and data processing system with register file
JPS6347864A (en) Inter-memory data transfer method
JPH0145657B2 (en)
JPS6191743A (en) Control system of dedicated arithmetic device
JPS6252900B2 (en)
JP2001265612A (en) Virtual machine system for incorporated equipment
JPS5837577B2 (en) common bass
JP2511012B2 (en) Task termination method
JP2644857B2 (en) Data transfer method
JPS6227855A (en) Deleting system for initial program loading fixed memory device
JPS62274446A (en) Loading system for transient program in computer system
JPS62266639A (en) Interface device for input/output device
JPS6126162A (en) Input/output control method
JPS61223968A (en) Data controller for multi-microprocessor
JPS63231545A (en) File transfer system
JPS6084659A (en) Data processor
JPH01126749A (en) Data control device for peripheral equipment
JPH02171940A (en) Input/output controlling system
JPH0795296B2 (en) Information sharing processing method in data processing system
JPS63237135A (en) Task starting system for multi cpu system
JPS63191262A (en) Dynamic file processing system
JPS63259750A (en) Input/output control system for information processor
JPS63257856A (en) Serial communication system
JPS62204354A (en) Control system for input/output instruction