JPS59107584A - Light-emitting diode - Google Patents

Light-emitting diode

Info

Publication number
JPS59107584A
JPS59107584A JP57216956A JP21695682A JPS59107584A JP S59107584 A JPS59107584 A JP S59107584A JP 57216956 A JP57216956 A JP 57216956A JP 21695682 A JP21695682 A JP 21695682A JP S59107584 A JPS59107584 A JP S59107584A
Authority
JP
Japan
Prior art keywords
hole
sheet
emitting diode
foil
light emitting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57216956A
Other languages
Japanese (ja)
Other versions
JPH0475672B2 (en
Inventor
Yukio Inagaki
幸男 稲垣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP57216956A priority Critical patent/JPS59107584A/en
Publication of JPS59107584A publication Critical patent/JPS59107584A/en
Publication of JPH0475672B2 publication Critical patent/JPH0475672B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/483Containers
    • H01L33/486Containers adapted for surface mounting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09FDISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F13/00Illuminated signs; Luminous advertising
    • G09F13/20Illuminated signs; Luminous advertising with luminescent surfaces or parts
    • G09F13/22Illuminated signs; Luminous advertising with luminescent surfaces or parts electroluminescent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Led Device Packages (AREA)
  • Led Devices (AREA)
  • Illuminated Signs And Luminous Advertising (AREA)

Abstract

PURPOSE:To obtain the titled diode, the whole thickness thereof is thin, by pasting a metallic foil on one surface of a sheet to which a through-hole is formed, dividing the metallic foil into two at the central section of the through- hole, burying a P-N crystal body into the through-hole, each connecting a cathode and an anode set up to the crystal body to the divided metallic foils and sealing the through-hole with a resin. CONSTITUTION:Adhesives 11 are applied on the back of the rectangular filmy sheet 10 consisting of the polymide resin, and the through-hole 12 is punched at the central section of the sheet through punching work while being made larger than the size of the P-N crystal body 15 buried into the through-hole. The conductive foil 14 made of copper is attached to the adhesives 11 while being protruded in the longitudinal direction of the sheet 10, approximately the central section of the hole 12 is removed through etching, and the foil 14 is divided into 14a and 14b. The P-N crystal body 15, a lower surface thereof has a cathode electrode, is fixed to one foil 14a, and an anode electrode set up to the surface of the crystal body is connected to the other foil 14b by using a wire 21. The hole 12 is sealed with the resin, and the whole is thinned and the diode is fitted to an electronic calculator, etc.

Description

【発明の詳細な説明】[Detailed description of the invention]

〔発明の技術分野〕 この発明は、発光ダイオードに関する。 〔発明の背景〕 従来、発光グイメートとしては、例えば第1図あるいは
、第2図に示すように構成さtltものが知らhている
。 即ち、第1図に示された発光ダイオードは、1対のリー
ドフ
[Technical Field of the Invention] This invention relates to light emitting diodes. [Background of the Invention] Conventionally, as a light-emitting device, a light emitting device configured as shown in FIG. 1 or 2, for example, is known. That is, the light emitting diode shown in FIG.

【/−ムであるアノード1とカソード2とを平行に
立設し、このカソード2の上端にP−N結晶体3を載置
して、P−N結晶体3のN型電極を上記カソード2に接
続し、甘な、P型電極をワイヤーボンデング4により、
上記アノード1に接続し、この後、とわらを樹脂5で略
円柱状に封止し、たものであり、一般に樹脂5の外径寸
法は約1〜2■程度になっている。しかし、このような
発光ダイオードにおいては、P−N結晶体3のP−N接
合面が樹脂5の外径に対し直交しているので、薄型化に
は、適さないという問題があった。 また、第2図に示さtた発光グイメートは、アノード6
とカソード7を上下平行に配置し、これらの間に、P−
N結晶体8を配置して、P−N結晶体8の各電極を直接
的に上記アノード6及びカソード7に接続し、この後、
とわらを樹脂9でマツチ箱状に封止したものであり、こ
hら全体の厚さけ、約0.7〜0.9run程度に形成
2台でいる。しかし、このような発光ダイオードにあっ
ては、P−N結晶体8の上下にアノード6及びカソード
7を釉層し、且つ、こわら全体を樹脂9で封止しなけh
ばならηいので、薄型化に限界があるという欠点があっ
た。 〔発明の目的〕 この発明け、上記のような$情を背月になさhたもので
、全体の厚さが極めて薄い発光ダイオードを提供するこ
とにある。 〔発明の要点〕 この発明は、上鍔【′のような目的を達成するために、
陽極電極及び陰極電極を有する半導体結晶体をシー)K
形成された貫通孔内に配置し、この半導体結晶体の一方
の電極を上記シートに積層さり。 て上記貫通孔と対応する箇所で2つに分割された導電箔
の一方に直接的に接続し、且つ他方の電極を上記導電箔
の他方にワイヤーボンデングによシ#続し、上記シート
の貫通孔を樹脂封止したものである。 〔実施例〕 以下、この発明の一実施例を第3図ないし第9図に基づ
いて具体的に駁明する。 第3図は、この発明に係る発光ダイオードの製造過程を
示してネーリ、図中10はポリイミド樹脂よりなるフィ
ルム状のシートである。この7−ト10は13図(Al
、(A’)に示すように、長方形に形成されており、そ
の下面には接着剤11が塗布さ力ている。この後、上記
シート10は、第3図f81、(B′)に示すように、
打ち抜き加工さ引、その中央部に貫通孔12が形成され
る。この場合、連通孔12の大きさけ、デバイス(後述
するP−N結晶体15)よυも犬きく形成さハている7
、この仮、上記シート100下1niには、第3図(C
)、IC’)に示すように、上紀接矯剤11を介して、
銅等よシなる導電箔14が貼着さ力、且つラミネートさ
れる。この導電箔14は、シート10よυも長く形成さ
h1シート10の側方へ突出している。そして、上記導
電箔14は、第3図(D)、(B′)に示すように、シ
ー)100貫通孔12に対応する箇所の中央部分がエツ
チングによシ取り除かh1左右2つに分割さハて、相互
に導通しないように々っている。このように、導電箔1
4が設けら力た上8[1シート]0のp通孔J2内には
、第3図(E)、(B′)に示すように、P−N結晶体
15が配置される。このP−N結晶体15け、第4図に
示すように、N型層16上にP型層17を形成し、この
P型層17の上面両側に陽極電極18.18を設け、上
記N型M16の下面に陰極電極19を設けたものである
。fflち、上鍔r′N型層16は、ガリウム・砒素f
GaAs )基板にN型不純物を含むガリウム・アルミ
ニウム・砒素(Ga’−χAtxAslを除冷して成長
させたN型のエビタオシャル屑であり、贅た、上d已P
型層17は、上記N型層16の?−面に鉛(Zn)を拡
散して得られた層でを・す、これらN型rrJ16及び
P型層17の間には、P−N接合面20か形威さi9て
いる。なお、上記N型層16のガリウム・砒素基板は取
シ除か力、N型、P型の各層16.17には、陽極′¥
m&19及び陰極電極18.18が夫々蒸着さ力ている
。このよう゛に構成されたP−N結晶体15は、第3図
(E)、(E勺に示すように、シート10の貫通孔12
内に配置されたときに、2つに分割された上記導電箔1
4の一方、つまり、同図中左側の導電箔14aに飽性さ
)1、こわにより、N型層16の陰極電極19が上記導
電箔14aに直接接触して接続さhる。また、P型層1
7の陽極電極18は、ワイヤー21により、2つに分割
さhた導電、箔14の他方、つ才り、右側の導電箔14
bにボンデングさかている。この後、第311Wl(F
l、(F’)に示すように1、)言1−IP−N結晶体
15が配置されたシート10のμ通孔】2内に樹脂22
を充填し7て、十F P LN結晶体15を樹脂封止す
る。こねにより、全体のJ?官が極めて薄い(約0.4
解程度)発光ダイオードが仲られお。 このようにして得られた発光ダイオード2at第5図及
び第6図に示すように、回銘麦板24に取り付けられる
。即ち、上記回路基板24は、発光ダイオード23よシ
も却さが薄いフレキシブルシートであり、その上下両面
に、回路パターンが形成さhている。また、回路基板2
4の所足箇所には、発光ダイオード23を収納配置する
透孔25が形成さノアており、この透孔25の胆縁部に
け発光ダイメート23の各導電箔14a、14bK対応
して、1対の銅箔26.26が断面路「コ」字状に形成
さhている。との銅箔26は、銅メッキ層、銅m′、解
メッキ層、金メッキ層を順次積層したものであり、銅箔
26の一部は、回路基板24の平面を延ひて、回路パタ
ーンに接続はねている。 このように、銅箔26.26が形成さハた回路基板24
の透孔25内には、第5図に示すように、発光ダイオー
ド23が遊嵌さh1月つ発光ダイオ−)’23ノ各導電
箔14a、14bは、上記銅箔26.26上に配置さす
る。そして、上記発光ダイオード23の側壁と上記銅箔
26.26との間の隙間に幻、半田27.27が融着さ
れ、こf−によp、発光ダイオード23は回路基板24
に取シ付けらhる。ところで、上記半田27.27を融
着する場合には、第5図に示すように、発光ダイオード
23f透孔25内に配遊嵌した状態で、回路基@24を
上下の治具28.29間にセットし、発光ダイオード2
3の側壁と銅箔26.26との間の隙間に対応する箇所
にイースト半田を塗布する。この後、上記回路基板24
及び発薯ダイオード23を治具28.29で押えて、ヒ
ータ(!)たけホットエア)30で加熱する。すると、
ペースト半田が溶けて、銅箔26.26に案内官力、上
鍔r″隙間に流引込むと共に、発光ダイオード23の各
導電箔14a、14bとの間にも流ね込む、この後、冷
却してd−スト半田を硬化させ、上下の治具28.29
間より、発光ダイオード23が取り付けられた回路基板
24を取シ串せけよい2このようにして、発光ダイオー
ド23が取り月けらifr回路基板24は、前述しk 
P −N結晶体15の各電極18.19に接続さhた各
導電、箔14a、14bか、上記半田27.27を介し
て銅箔26.26に霜気的に接続される。また、上記回
路基板24は、半田27.27が融着時に上汗の治x 
2=8.29で押えらhて、発光ダイ祠−ド23の上下
方向に盛り上がることがないので、発光ダイオード23
の厚さよりも厚くなることがなく、極めて薄く構成され
る。 次に、上記のように、゛発光ダイオード23が取り付け
られた回路基鈑24をカード型小型電子式計算機に連用
する場合につき、身)7図汲ひ第9図1を参照して説明
する。 第7図は、カード型小型電子式計a機を示し1、こσ)
計算機は全体のJすさが約08℃程度の蔓絶て薄いもの
であり、表示部31、太陽電池部32、及びキーボード
gif834等を備え、第8図及び第9図に示すように
構成ζpている。即ち、最上部にはキーシート35が配
置さねている。このキーシート35は、ポリエステル等
の透明な樹脂フィルムであり、このキーシート35には
、上記表示部31と、上記太陽電池部32とに対応する
箇所に表示窓35a、35bが詐けられており、また、
キー日?−ド部34に対応する箇所には、キー35C・
・・・・・が印刷表示さりている。 上iピキーシート35の下面には、ステ〉ルス製の接点
パネル36が接着剤37を介して接着されていると共に
、この接点ノ+ネル36の一ト面には、ステンレス製の
金属フレーム38が接着剤39を介してv%さtている
。即ち、上記接点・やネル36及び上記金妨フレーム3
8は、接着剤39により、ラミネートさ勤て積層さ力て
いる。この場合、上記接点パネル36には、上記表示窓
35a、35bと対応する箇所に開口36a、36bが
形成さhていると共に、キー35c・・・・・・と対応
する箇所[oJ勤接点36c・・・・・・が形成されて
いる8更に、上布゛接点パネル36の下面には、後述す
る回路基板240発光ダイオード23、LSI40、チ
ップ部品41等と対応する箇所に凹部36d・・・・・
が形成さhている。なお、上記金属フレーム38は、接
点パネル36の下部周囲を囲むものでをる。 上記金嫡フレーム38内における上記接点)9ネル36
の下1i1i+には、ポリエステル等の樹脂フィルムよ
υなるスペーサ42が接着剤43により接着され、この
スペーサ42の下面に口、回路基板24が接着剤44で
接着されている。この回路基板24には、第6図に示す
ように、上下両面に回路パターンが形成されていると共
に、上記接点ノ(ネル36の可動接め36c・・・・・
・と′−A応する箇所に1足接点24c・・・・・・が
形Ql’、 d #ている8オた、上記回路基板24K
にr、その所定箇所に前述したように、発光ダイオード
23が取り付けられていると共に、LSI40、チップ
部品41等も取り付けらかでいる。更に、上記回路基板
24には、液晶表示装置45及び太陽電池46がヒート
シール45 a、  46 aを介して接続さねている
。この場合、上a〔各ヒートシール45a、46aけ、
一端が回路基板24K、細端が液晶表示装置45もしく
は太陽電池46に夫々熱圧着さり、ている。また、上記
液晶表示装置45は、上記接点パネル36の開口36a
内に配置されて、キーシート35の表示窓35aに対応
しており、また、上記太陽電池46は、接点パネル36
の開口36b内に配置されて、キーシート35の表示窓
35bに対応している。 切に、上記回路基板24の下面及びその隙間、並ひに金
木フレーム38の外周には、充ケ剤47が充填さhてい
る。この充填剤47は、アク+フル系着′#は、エポキ
シ系等の接別剤である。この充キ剤47の下には、?リ
エステル等の樹脂フイ刀ムよりなるパックシート48f
知iflにラミネートカットさ名ている8 このように構成されtカード型小型電子式引算機により
は、発光ダイオード23がこhよりも厚さの薄い回路基
板24に、上記発光グイオーiパ23とはぼ回じ埋さで
強固に取り付けらr1且つ、回路基板24から突出した
発光ダイオード23及びLSI40、チップ部品41等
がス4−サ42の厚きを介して、接点)9ネル36の凹
部36d・・・・・・内に配置さ負るので、計14.機
全体の厚さ′f−iめて薄くすることができる。因に、
上述したカード型小型匍子式「[算機においては、回路
基板24の厚さが約0.2〜0.25簡で、その上部の
犀ネ(キーシート35、接点〕母ネル36、スペーサ4
2)が約0.3 wnで、回路基板24の下部の蜂さく
補強板50、パックシート48、及び発光ダイズート9
23の下へ突出したf3!含む)が約025〜0.3間
であり、とわら全体の胛さが約08胴となシ、柘めて湖
い計初4抄が得らhる。 々お、この発明は上述したようなカード型小型電子式計
算機に限ら戸ることなく、他の小型電子機器にも広く適
用することができる。 〔発明の効果〕 以上詐明したように、この発明に伶る発光ダイオードに
よf′1−1陽極電極及び陰極電極を有する半導体結晶
体をシートに形成さf−た負通孔内に配置し、この半導
体結晶体の一方の電極を上記シートに積層さ丈2て、上
記貫通孔と対応する箇所で・2つに分割さねた導電箔の
一方に接続し、且つ他方(D %、 楡金上Qc’、導
電箔の他方にワイヤーボンデングによシ接続し、上記シ
ートの貫通孔を樹脂封止した構成であるから、全体の坤
さを極めて薄くすることかでき、例えば、カード型小型
市子式引算機等に用いれは ffl詳機の薄型化を口[
ることカニできる。
[/-] An anode 1 and a cathode 2 are set up in parallel, a P-N crystal 3 is placed on the upper end of the cathode 2, and the N-type electrode of the P-N crystal 3 is connected to the cathode. 2, and wire bond the P-type electrode to 4.
The anode 1 is connected to the anode 1, and then the straw is sealed in a substantially cylindrical shape with a resin 5, and the outer diameter of the resin 5 is generally about 1 to 2 square centimeters. However, in such a light emitting diode, since the P-N junction surface of the P-N crystal body 3 is perpendicular to the outer diameter of the resin 5, there is a problem that it is not suitable for thinning. Furthermore, the luminescent guimate shown in FIG.
and cathode 7 are arranged vertically in parallel, and between them, P-
The N crystal body 8 is arranged, and each electrode of the P-N crystal body 8 is directly connected to the anode 6 and cathode 7, and then,
It is made by sealing straw with resin 9 in the shape of a pine box, and the total thickness of these is approximately 0.7 to 0.9 runs, and two units are required. However, in such a light emitting diode, an anode 6 and a cathode 7 must be glazed on top and bottom of the P-N crystal 8, and the entire glaze must be sealed with a resin 9.
However, since it is small, there is a drawback that there is a limit to how thin it can be made. [Object of the Invention] The object of the present invention is to solve the above-mentioned problems and provide a light emitting diode having an extremely thin overall thickness. [Summary of the Invention] In order to achieve the purpose of this invention,
Sealed a semiconductor crystal having an anode electrode and a cathode electrode)
The semiconductor crystal is placed in the formed through hole, and one electrode of this semiconductor crystal is laminated on the sheet. The conductive foil is directly connected to one of the two halves of the conductive foil at a location corresponding to the through hole, and the other electrode is connected to the other of the conductive foil by wire bonding. The through hole is sealed with resin. [Embodiment] Hereinafter, an embodiment of the present invention will be explained in detail based on FIGS. 3 to 9. FIG. 3 shows the manufacturing process of a light emitting diode according to the present invention. In the figure, 10 is a film-like sheet made of polyimide resin. This 7-t10 is shown in Figure 13 (Al
, (A'), it is formed in a rectangular shape, and an adhesive 11 is applied to the lower surface thereof. After this, the sheet 10 is, as shown in FIG. 3 f81, (B'),
A through hole 12 is formed in the center of the punching process. In this case, the size of the communication hole 12 and the size of the device (P-N crystal 15 to be described later) are also formed to be very large.
, this temporary lower 1ni of the sheet 100 is shown in Figure 3 (C
), IC'), through the upper period corrigative 11,
A conductive foil 14 made of copper or the like is applied and laminated. This conductive foil 14 is formed to be longer than the sheet 10 by υ and protrudes to the side of the h1 sheet 10. Then, as shown in FIGS. 3(D) and 3(B'), the conductive foil 14 is removed by etching the center portion of the portion corresponding to the through hole 12 of the conductive foil 14, and is divided into two parts, left and right. They are arranged so that they do not conduct each other. In this way, conductive foil 1
As shown in FIGS. 3(E) and 3(B'), a PN crystal 15 is placed in the p-through hole J2 of the upper 8 [1 sheet] 0 provided with the PN crystal. In this P-N crystal body 15, as shown in FIG. A cathode electrode 19 is provided on the lower surface of the mold M16. ffl, the upper flange r'N-type layer 16 is made of gallium arsenic f
GaAs) is an N-type Evitacial waste grown by slowly cooling gallium-aluminum-arsenic (Ga'-χAtxAsl) containing N-type impurities on a substrate.
The type layer 17 is the same as the N type layer 16. Between the N-type layer 16 and the P-type layer 17, a PN junction surface 20 is formed. Note that the gallium/arsenic substrate of the N-type layer 16 is removed, and each of the N-type and P-type layers 16 and 17 has an anode.
M&19 and cathode electrodes 18 and 18 are deposited, respectively. As shown in FIG.
The conductive foil 1 is divided into two parts when placed inside the conductive foil 1.
Due to the stiffness of the conductive foil 14a on the left side in the figure, the cathode electrode 19 of the N-type layer 16 directly contacts and connects to the conductive foil 14a. In addition, P-type layer 1
The anode electrode 18 of No. 7 is divided into two conductive foils 14 by a wire 21.
B is upside down. After this, the 311th Wl (F
As shown in FIG.
7, and the 10F P LN crystal 15 is sealed with resin. By kneading, the whole J? The government is extremely thin (approximately 0.4
Level of solution) The light emitting diode is broken. The light emitting diode 2at thus obtained is attached to the nameplate 24 as shown in FIGS. 5 and 6. That is, the circuit board 24 is a flexible sheet that is thinner than the light emitting diode 23, and has circuit patterns formed on both its upper and lower surfaces. In addition, the circuit board 2
4, a through hole 25 is formed in which the light emitting diode 23 is housed, and at the edge of the through hole 25, a hole 1 is formed corresponding to each conductive foil 14a, 14bK of the light emitting dimate 23. The pair of copper foils 26 and 26 are formed into a U-shaped cross section. The copper foil 26 is made by sequentially laminating a copper plating layer, a copper m', a deplating layer, and a gold plating layer. The connection is bouncing. In this way, the copper foil 26.26 is formed on the circuit board 24.
As shown in FIG. 5, a light emitting diode 23 is loosely fitted into the through hole 25 of the light emitting diode 23. The conductive foils 14a and 14b are placed on the copper foil 26, 26. rub Then, solder 27.27 is fused to the gap between the side wall of the light emitting diode 23 and the copper foil 26.26, and the light emitting diode 23 is connected to the circuit board 24.
It is attached to. By the way, when fusing the solder 27 and 27, as shown in FIG. Light emitting diode 2
Apply yeast solder to a location corresponding to the gap between the side wall of No. 3 and the copper foil 26.26. After this, the circuit board 24
The ignition diode 23 is held down with jigs 28 and 29 and heated with a heater (!) (hot air) 30. Then,
The solder paste melts and flows into the copper foils 26 and 26, into the upper flange r'' gap, and also between the conductive foils 14a and 14b of the light emitting diode 23. After this, it is cooled. After hardening the d-st solder, attach the upper and lower jigs 28.29
In this way, the circuit board 24 with the light emitting diode 23 attached thereto can be removed.
The conductive foils 14a, 14b connected to each electrode 18.19 of the P-N crystal 15 are electrically connected to the copper foil 26.26 via the solder 27.27. Further, the circuit board 24 has the solder 27, 27 which can be used to cure excessive sweat when fused.
2 = 8.29, and the light emitting diode 23 does not bulge in the vertical direction, so the light emitting diode 23
It is extremely thin, never thicker than the thickness of . Next, the case where the circuit board 24 to which the light emitting diode 23 is attached is used in a card-type small electronic calculator as described above will be explained with reference to FIG. 7 and FIG. 9. Figure 7 shows a card-type small electronic meter (a).
The calculator is extremely thin with an overall J height of about 08°C, and is equipped with a display section 31, a solar cell section 32, a keyboard gif834, etc., and has a configuration ζp as shown in FIGS. 8 and 9. There is. That is, the key sheet 35 is arranged at the top. The key sheet 35 is a transparent resin film made of polyester or the like, and the key sheet 35 has display windows 35a and 35b hidden in locations corresponding to the display section 31 and the solar cell section 32. Also,
Key day? - The key 35C is located at the location corresponding to the code portion 34.
...is printed and displayed. A contact panel 36 made of stainless steel is adhered to the lower surface of the upper i-picky sheet 35 via an adhesive 37, and a metal frame 38 made of stainless steel is attached to one side of the contact panel 36. V% is applied via adhesive 39. That is, the contact points/flannel 36 and the metal frame 3
8 is laminated with an adhesive 39. In this case, openings 36a and 36b are formed in the contact panel 36 at locations corresponding to the display windows 35a and 35b, and openings 36a and 36b are formed at locations corresponding to the keys 35c. Further, on the lower surface of the upper cloth contact panel 36, recesses 36d are formed at locations corresponding to circuit boards 240, light emitting diodes 23, LSIs 40, chip components 41, etc., which will be described later.・・・
is being formed. Note that the metal frame 38 surrounds the lower portion of the contact panel 36. The above-mentioned contact point in the above-mentioned formal frame 38) 9 channels 36
A spacer 42 υ made of a resin film such as polyester is bonded to the bottom 1i1i+ with an adhesive 43, and a circuit board 24 is bonded to the bottom surface of the spacer 42 with an adhesive 44. As shown in FIG. 6, this circuit board 24 has a circuit pattern formed on both the upper and lower surfaces, and also has the above-mentioned contact points (movable contacts 36c of the flannel 36...
・One-leg contact 24c... is in the corresponding location with Ql', d #, and the circuit board 24K is
As described above, the light emitting diode 23 is attached to the predetermined location, and the LSI 40, chip components 41, etc. are also easily attached. Further, a liquid crystal display device 45 and a solar cell 46 are connected to the circuit board 24 via heat seals 45a and 46a. In this case, top a [each heat seal 45a, 46a,
One end is thermocompression bonded to the circuit board 24K, and the thin end is bonded to the liquid crystal display device 45 or the solar cell 46, respectively. Further, the liquid crystal display device 45 has an opening 36a of the contact panel 36.
The solar cell 46 is arranged within the contact panel 36 and corresponds to the display window 35a of the key sheet 35.
The display window 35b of the key sheet 35 corresponds to the display window 35b of the key sheet 35. Specifically, the lower surface of the circuit board 24 and the gaps therebetween, as well as the outer periphery of the Kaneki frame 38, are filled with a filler 47. The filler 47 is an epoxy adhesive or the like. Is there anything under this filler 47? Pack sheet 48f made of resin film such as reester
In the T-card type small electronic subtraction machine constructed in this way, the light emitting diode 23 is mounted on the circuit board 24 which is thinner than the light emitting diode 23. The light emitting diode 23, LSI 40, chip components 41, etc. that protrude from the circuit board 24 are connected to the contact point) 9 channel 36 through the thickness of the spacer 42. Since the recess 36d is disposed within the recess 36d, a total of 14. The overall thickness of the machine can be made thinner. Incidentally,
In the above-mentioned card-type small cylindrical calculator, the circuit board 24 has a thickness of approximately 0.2 to 0.25 mm, and the upper part of the circuit board 24 (key sheet 35, contacts), mother panel 36, and spacer. 4
2) is about 0.3 wn, and the beehive reinforcing plate 50 at the bottom of the circuit board 24, the pack sheet 48, and the light emitting diode 9
f3 protrudes below 23! (including) is between about 0.25 and 0.3, and the total length of Towara is about 0.8 to 8. In total, a total of 4 sho can be obtained. Furthermore, the present invention is not limited to the above-mentioned card-type small-sized electronic calculator, but can be widely applied to other small-sized electronic devices. [Effects of the Invention] As explained above, in the light emitting diode according to the present invention, a semiconductor crystal body having an f'1-1 anode electrode and a cathode electrode is placed in an f' negative through hole formed in a sheet. One electrode of this semiconductor crystal is laminated on the sheet to a length of 2, and connected to one side of the conductive foil divided into two at a location corresponding to the through hole, and the other (D%, Since it has a structure in which the Elegane Qc' is connected to the other side of the conductive foil by wire bonding and the through holes of the sheet are sealed with resin, the overall thickness can be made extremely thin. It is used in small-sized Ichiko type subtraction machines, etc. to make the ffl details machine thinner.
I can crab.

【図面の簡単な説明】[Brief explanation of drawings]

第1図及び第2図は、従来の発光ダイオードを概略的に
示した各斜視図、第3図ないし第9シ1にこの発明の一
実施例を示し、第3図(Al、(A’)〜(F)、(F
′)は、発光ダイオードの段進過程を示す図、第4図は
、P−N結晶体の正面図1、第5図は、発光ダイオード
を回路21i!=飯に取り柑け6ときの椴略断面図、第
6図は、発光ダイオードが取り付けらtまた回路基板の
平前図、第7シ17いし第9図は、発光ダイオードをカ
ード型小型り子犬計算機に適用した場合を示し1、第7
図111 カード型小型電子式計算機の外観斜視図、第
8図は第7図の■−■線断面図、第9図はその分解斜視
図である。 lO・・・・・・シート、12・・・・・・y−A孔、
14.14a、14b・・・・・・導電箔、15・・・
・・・P−N結晶体、16・・・・・・N型層、17・
・・・・・P型層、18・・・・・・陽極電極、19・
・・・・・陰極t1.極、21・・・・・・ワイヤーボ
ンデング、22・・・・・・樹脂。 手続稲正書 (方式) 昭和58年4月27日 特許庁長官若杉和夫 殿 ■、小事件表示 昭和57年特許願第216956号 2、発明の名称 発光ダイオード 3 補正をする者 事件との関係  特許出願人 住 所 東京都新宿区西新宿2丁目6番1号名 称 (
144)カシオ計算機株式会社代夛者  樫  尾  
俊゛ 雄 4、代理人 住 所 東京都中央区銀座6丁目7番16号岩月ビル8
階  ・ 氏名 弁理士(6548)山田端彦ノ 5、補正命令の日付 (1)明細書の「発明の詳細な説明」の欄。 (2)明細誓の「図面の簡単な説明」の欄。 (3)図  面。 7、 補正の°内容 (1)明細書第4頁第7行目に「(k)、いり」とある
のを「(A1)、(A2)Jと訂正する〇 (2)  同第4頁第10行目に1(B)、V月とある
のを「(B1)、(B2)と訂正する。 (3)同第4頁第15行目に[(C)、C月とあるのを
「r(01)、(02)Jと訂正する。 (4)同第4頁最終行にr(D)、(財)」とあるのを
r(Dl)、(B2 )Jと訂正する。 (5)同第5頁第5行目及び第6頁第2行目に「(E)
、(9)」とあるの’!1−r(El)、I ID2 
)Jとそれぞれ訂正する。 (6)同第6頁第11行目に「(F)、に)」とあるの
を[(Fl)、f F2 )Jと訂正する。 (7)同第14頁第5行及び第6行に「;83図(A)
、(υ〜(F)、(ロ)は、」とあるのを[第3図(A
1)、(A2)〜(Fl)、(F2)は、」と訂正する
。 (8)図面中、射3図(A1)、(A2)〜(Fl)、
(F2)を別紙の通りに1圧する。
FIGS. 1 and 2 are perspective views schematically showing a conventional light emitting diode, FIGS. 3 to 9 show an embodiment of the present invention, and FIGS. ) ~ (F), (F
') is a diagram showing the step-up process of a light emitting diode, FIG. 4 is a front view 1 of a P-N crystal, and FIG. 5 is a diagram showing a light emitting diode circuit 21i! Figure 6 is a schematic cross-sectional view of the circuit board when the light-emitting diode is attached. 1 and 7 show the case when applied to the puppy calculator.
FIG. 111 is an external perspective view of a card type small electronic calculator, FIG. 8 is a sectional view taken along the line ■-■ in FIG. 7, and FIG. 9 is an exploded perspective view thereof. lO... sheet, 12... y-A hole,
14.14a, 14b... Conductive foil, 15...
...P-N crystal, 16...N-type layer, 17.
... P-type layer, 18 ... Anode electrode, 19.
...Cathode t1. pole, 21... wire bonding, 22... resin. Proceedings (Method) April 27, 1980 Kazuo Wakasugi, Commissioner of the Japan Patent Office■, Small case indication 1982 Patent Application No. 216956 2, Title of invention Light emitting diode 3 Relationship with the person making the amendment Patent Applicant Address 2-6-1 Nishi-Shinjuku, Shinjuku-ku, Tokyo Name (
144) Casio Computer Co., Ltd. Representative Kashio
Toshio Yu 4, Agent Address: 8 Iwatsuki Building, 6-7-16 Ginza, Chuo-ku, Tokyo
Floor ・ Name Patent attorney (6548) Yamada Hikono 5, Date of amendment order (1) "Detailed description of the invention" column of the specification. (2) "Brief explanation of drawings" column of detailed declaration. (3) Drawing surface. 7. Contents of the amendment (1) "(k)," on the 7th line of page 4 of the specification is corrected to "(A1), (A2) J.〇(2) Page 4 of the specification In the 10th line, 1(B), month V is corrected as ``(B1), (B2). (4) In the last line of page 4, correct “r(D), (goods)” to r(Dl), (B2)J. . (5) “(E)
,(9)'! 1-r(El), I ID2
)J and correct each other. (6) On page 6, line 11 of the same page, ``(F), ni)'' is corrected to [(Fl), f F2 )J. (7) On page 14, lines 5 and 6, “;Figure 83 (A)
, (υ~(F), (b) are
1), (A2) to (Fl), and (F2) are corrected. (8) In the drawings, Figures 3 (A1), (A2) to (Fl),
Apply 1 pressure to (F2) as shown in the attached sheet.

Claims (1)

【特許請求の範囲】[Claims] 少なくとも1つのP層とN層を崩し、且つと自ら各層に
陽極電極及び陰罹電極を有する半導体結晶体と、この半
導体結晶体を収納する貫通孔fmえたシートと、とのシ
ートに積層され、上配貝通孔に対応する箇所で2つに分
割された導電箔とを具備し、上=eレシート貫通孔内に
配置さtまた上81半導体結晶体の一方の霜、極を2つ
に分割さhた上記導電箔の一方に接続し、且つ他方の電
極を上記導電箔の他方にワイヤーボンデングにより接続
し、上記シートの貫通孔を樹脂封止してなることを特徴
とする発光ダイオード。
At least one P layer and one N layer are broken, and each layer is laminated with a sheet of a semiconductor crystal body having an anode electrode and a cathode electrode, and a sheet with a through hole fm for accommodating the semiconductor crystal body, It is equipped with a conductive foil divided into two at a location corresponding to the upper shell through hole, and upper = e placed in the receipt through hole. A light emitting diode, characterized in that it is connected to one of the divided conductive foils, the other electrode is connected to the other of the conductive foils by wire bonding, and the through holes of the sheet are sealed with resin. .
JP57216956A 1982-12-13 1982-12-13 Light-emitting diode Granted JPS59107584A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57216956A JPS59107584A (en) 1982-12-13 1982-12-13 Light-emitting diode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57216956A JPS59107584A (en) 1982-12-13 1982-12-13 Light-emitting diode

Publications (2)

Publication Number Publication Date
JPS59107584A true JPS59107584A (en) 1984-06-21
JPH0475672B2 JPH0475672B2 (en) 1992-12-01

Family

ID=16696546

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57216956A Granted JPS59107584A (en) 1982-12-13 1982-12-13 Light-emitting diode

Country Status (1)

Country Link
JP (1) JPS59107584A (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0398575A2 (en) * 1989-05-17 1990-11-22 AT&T Corp. Method of manufacturing optical assemblies
WO2002017405A1 (en) * 2000-08-23 2002-02-28 Osram Opto Semiconductors Gmbh Optoelectronic component and method for the production thereof, module and device comprising a module of this type
EP1253650A2 (en) * 2001-04-25 2002-10-30 Agilent Technologies Inc Surface-mount type light emitting diode
WO2004004017A2 (en) * 2002-06-26 2004-01-08 Osram Opto Semiconductors Gmbh Surface-mountable light-emitting diode and/or photodiode and method for the production thereof
WO2005064696A1 (en) * 2003-12-30 2005-07-14 Osram Opto Semiconductors Gmbh Radiation-emitting and/or radiation-receiving semiconductor component and method for the production thereof
EP1162669A3 (en) * 2000-06-09 2006-07-05 SANYO ELECTRIC Co., Ltd. Light irradiating device, manufacturing method thereof, and lighting apparatus using the light irradiating device
EP1280211A3 (en) * 2001-07-25 2006-09-20 Sanyo Electric Co., Ltd. Light emitting device with improved heat dissipation and its manufacturing method
JP2007519233A (en) * 2003-12-30 2007-07-12 オスラム オプト セミコンダクターズ ゲゼルシャフト ミット ベシュレンクテル ハフツング Beam emitting type and / or beam receiving type semiconductor component
JP2008047836A (en) * 2006-08-21 2008-02-28 Hamamatsu Photonics Kk Semiconductor device and manufacturing method of semiconductor device
JP2012191151A (en) * 2011-03-11 2012-10-04 Lingsen Precision Industries Ltd Manufacturing method of bar type led light and bar type led light manufactured by manufacturing method

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0398575A2 (en) * 1989-05-17 1990-11-22 AT&T Corp. Method of manufacturing optical assemblies
EP1162669A3 (en) * 2000-06-09 2006-07-05 SANYO ELECTRIC Co., Ltd. Light irradiating device, manufacturing method thereof, and lighting apparatus using the light irradiating device
WO2002017405A1 (en) * 2000-08-23 2002-02-28 Osram Opto Semiconductors Gmbh Optoelectronic component and method for the production thereof, module and device comprising a module of this type
US7446347B2 (en) 2000-08-23 2008-11-04 Osram Opto Semiconductors Gmbh Optoelectronic component and method for the production thereof, module and device comprising a module of this type
EP1253650A2 (en) * 2001-04-25 2002-10-30 Agilent Technologies Inc Surface-mount type light emitting diode
EP1253650A3 (en) * 2001-04-25 2008-02-20 Avago Technologies ECBU IP (Singapore) Pte. Ltd. Surface-mount type light emitting diode
EP1280211A3 (en) * 2001-07-25 2006-09-20 Sanyo Electric Co., Ltd. Light emitting device with improved heat dissipation and its manufacturing method
WO2004004017A3 (en) * 2002-06-26 2004-08-05 Osram Opto Semiconductors Gmbh Surface-mountable light-emitting diode and/or photodiode and method for the production thereof
JP2005531152A (en) * 2002-06-26 2005-10-13 オスラム オプト セミコンダクターズ ゲゼルシャフト ミット ベシュレンクテル ハフツング Surface mountable small light emitting diode and / or photodiode and method for manufacturing the diode
CN100388512C (en) * 2002-06-26 2008-05-14 奥斯兰姆奥普托半导体有限责任公司 Surface-mountable miniature light-emitting diode and/or photodiode and method for the production thereof
WO2004004017A2 (en) * 2002-06-26 2004-01-08 Osram Opto Semiconductors Gmbh Surface-mountable light-emitting diode and/or photodiode and method for the production thereof
JP2007519233A (en) * 2003-12-30 2007-07-12 オスラム オプト セミコンダクターズ ゲゼルシャフト ミット ベシュレンクテル ハフツング Beam emitting type and / or beam receiving type semiconductor component
WO2005064696A1 (en) * 2003-12-30 2005-07-14 Osram Opto Semiconductors Gmbh Radiation-emitting and/or radiation-receiving semiconductor component and method for the production thereof
US7666715B2 (en) 2003-12-30 2010-02-23 Osram Opto Semiconductors Gmbh Radiation-emitting and/or radiation-receiving semiconductor component and method for the production thereof
JP4939946B2 (en) * 2003-12-30 2012-05-30 オスラム オプト セミコンダクターズ ゲゼルシャフト ミット ベシュレンクテル ハフツング Beam emitting type and / or beam receiving type semiconductor component
JP2008047836A (en) * 2006-08-21 2008-02-28 Hamamatsu Photonics Kk Semiconductor device and manufacturing method of semiconductor device
JP2012191151A (en) * 2011-03-11 2012-10-04 Lingsen Precision Industries Ltd Manufacturing method of bar type led light and bar type led light manufactured by manufacturing method

Also Published As

Publication number Publication date
JPH0475672B2 (en) 1992-12-01

Similar Documents

Publication Publication Date Title
KR102204786B1 (en) Organic light emitting diode
CN107195642A (en) Flexible display panels and preparation method thereof, display device
US20100294358A1 (en) Semiconductor package
JPS59107584A (en) Light-emitting diode
JPH02307794A (en) Ic card
CN111968521A (en) Display panel and display device
CN104380490A (en) Film wiring board and light emitting apparatus
US7826023B2 (en) Display cell, in particular liquid crystal, or photovoltaic cell comprising means for connection to an electronic control circuit
CN116682812A (en) LED light bar and display panel
CN101231989B (en) Semiconductor packaging supported films and packaging construction for increasing heat sinking efficiency
CN211654864U (en) Novel display module, display screen and display terminal
KR101128568B1 (en) solar cell module and method for manufacturing the solar cell module, and mobile device with the solar cell module and method for manufacturing the mobile device
JP4952266B2 (en) Dual interface IC card and its manufacturing method, contact / non-contact IC module
CN111882989A (en) Display panel and display device
CN110648928A (en) Fan-out type packaging structure and packaging method for reducing plastic deformation of chip
CN111554616B (en) Chip packaging method
CN111554624B (en) Chip packaging method
CN218004679U (en) Side edge type fingerprint identification key
JPS63317394A (en) Ic module for ic card
CN111554632B (en) Chip packaging method
CN218183624U (en) Fingerprint key for intelligent equipment
JPH03198368A (en) Semiconductor device
CN101231991A (en) Semiconductor packaging supported films and packaging construction with misplacement type pin buckle
JP2661101B2 (en) IC card
CN111554619A (en) Chip packaging method