JPS5889851A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS5889851A
JPS5889851A JP56187018A JP18701881A JPS5889851A JP S5889851 A JPS5889851 A JP S5889851A JP 56187018 A JP56187018 A JP 56187018A JP 18701881 A JP18701881 A JP 18701881A JP S5889851 A JPS5889851 A JP S5889851A
Authority
JP
Japan
Prior art keywords
wire
cost
materials
quality
wires
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56187018A
Other languages
Japanese (ja)
Inventor
Hisashi Yoshida
吉田 恒
Susumu Okikawa
進 沖川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Renesas Eastern Japan Semiconductor Inc
Original Assignee
Hitachi Tokyo Electronics Co Ltd
Hitachi Ltd
Hitachi Ome Electronic Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Tokyo Electronics Co Ltd, Hitachi Ltd, Hitachi Ome Electronic Co Ltd filed Critical Hitachi Tokyo Electronics Co Ltd
Priority to JP56187018A priority Critical patent/JPS5889851A/en
Publication of JPS5889851A publication Critical patent/JPS5889851A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901Structure
    • H01L2224/4903Connectors having different sizes, e.g. different diameters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4905Shape
    • H01L2224/49051Connectors having different shapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

PURPOSE:To reduce the cost of a material by partially replacing a noble metal wire as a connecting wire between an element and a lead with a base metal wire. CONSTITUTION:A signal wire 12a between the connecting wires 12 is an Au wire and a power wire 12b is an Al wire. Accordingly, the cost of the device can be reduced without damaging reliability as a whole by forming one part of the connecting wires, particularly, a wire which is difficult to be disconnected or corroded, by the low-cost material except the noble metals. When the surface of the element 11 is downward directed without using connecting wires and connected to leads 13 through bumps 15, it is also though that the quality of materials of several kinds is used while balancing reliability and cost in consideration of the quality of materials to be attached without limiting the quality of materials of the bumps to one kind.

Description

【発明の詳細な説明】 本発明は1貴金属を図った半導体装置に関する〇一般K
MP導体義装としてはダイオード・トランジスタ及びI
C更には計測器・カメラ等個々の特種用途剛の半導体装
置があるが、一般的にはこれらの構造は第1@にICの
断面図で示す如く、半導体素子(チップ)1と[fll
II2とリード3とレジン4等より成る。この場合、I
[I絖lI2の接続方法は熱圧着・超音波ボンディング
及び抵抗熔I[IIIII各糧の方法が採用される。
[Detailed Description of the Invention] The present invention relates to a semiconductor device using a noble metal.
MP conductor devices include diodes, transistors and I
C Furthermore, there are semiconductor devices for individual special purposes such as measuring instruments and cameras, but generally, these structures consist of a semiconductor element (chip) 1 and [fll
Consists of II2, lead 3, resin 4, etc. In this case, I
[The method of connecting the wires is thermocompression bonding, ultrasonic bonding, and resistance welding.

ところで、このようなICE於いては接続線2は過mn
本(n−5〜100本)あるが、その曽はすべて同一の
材質のもめを使用している。例えば熱圧看法によるボン
ディングではAu@、Au合金線及びAJ締、超音波を
使用するボン、ディングではυ線、その合金線及びC−
u@、抵抗溶接法によるボンディングではAu1i及び
その合金線。
By the way, in such an ICE, the connection line 2 is
There are 5 to 100 books, all of which are made of the same material. For example, in bonding by thermo-pressure observation, Au@, Au alloy wire and AJ tightening, in bonding using ultrasonic waves, υ wire, its alloy wire and C-
u@, Au1i and its alloy wire for bonding by resistance welding method.

Aga及びその合金線、す線pculli等である・こ
のため、接続線にAu1i等の貴金属を使用したもので
は、近年のように貴金属(Au、 Ag、 pt)の価
格が暴騰しまた今後も価上りが予想される場合、全ての
接続線を同一材質にするのは材料コストの面で問題があ
る。
Aga and its alloy wires, pculli wires, etc. For this reason, the prices of precious metals (Au, Ag, PT) have skyrocketed in recent years and will continue to rise in connection wires that use precious metals such as Au1i. If uplinks are expected, using the same material for all connection lines poses a problem in terms of material cost.

このため、接続lIを貴金属−から非金属lIK全部変
更することが考えられる。しかしながら、比較的細い線
の場合長期間使用によりレジンと線が反応し腐蝕したり
、温度サイクル試験により締が引っ張られ断線したりす
る場合があり貴金属(Au。
For this reason, it is conceivable to change the connection lI from a noble metal to a non-metal lIK. However, in the case of relatively thin wires, the resin and wire may react with each other and corrode after long-term use, or the wires may break due to tension during temperature cycle tests.

Ag)の如く腐蝕に強く且つ延性のある材質のものをど
うしても使用せざるを得ない場合がある。
There are cases where it is necessary to use a material that is resistant to corrosion and ductile, such as Ag).

したがって、本発明の目的は牛導体装置の信頼性な低下
することなく接続線の材料コストを低減して完成品のコ
ストを従来品に比べ低コストにすることができる半導体
装置を提供することにある。
Therefore, an object of the present invention is to provide a semiconductor device that can reduce the material cost of connecting wires without deteriorating the reliability of the conductor device, thereby making the cost of the finished product lower than that of conventional products. be.

以下、本発明を図示の実施例によりaIj!する。Hereinafter, the present invention will be explained with reference to the illustrated embodiments. do.

第2図に本発明の一例としての°半導体の構造要部拡大
図を示す。この装置はパワーIC’についての例であり
、11は半導体素子(通称ベレット)、12は飯1R1
iI、13はリードフレーム、14はモールドレジンで
ある。
FIG. 2 shows an enlarged view of the main structure of a semiconductor as an example of the present invention. This device is an example of a power IC', 11 is a semiconductor element (commonly known as a pellet), 12 is a rice 1R1
iI, 13 is a lead frame, and 14 is a mold resin.

この場合接続1112のうち傷41112mとパワー纏
12bは太さが異なるが同時に材質を変えている。
In this case, among the connections 1112, the scratch 41112m and the power wrap 12b have different thicknesses, but they are also made of different materials.

即ち係号!1i112aはAu 11%パワー纏12b
はリ一である。
In other words, the number! 1i112a is Au 11% power wrapped 12b
is the first.

半導体素子をリードフレームKil定する方法は合金、
*脂接着、ソルダ(ろう付)勢各種ある。
The method for determining the lead frame of semiconductor elements is alloy,
*Various types of adhesive and solder (brazing) are available.

またII続@12を、接続する方法も熱圧着、麺音波熔
接、抵抗熔接等舎種ある。また封止材もレジン封止以外
にセラミックやガラス剤止勢がある。
There are also various methods for connecting the II connection @12, such as thermocompression bonding, sonic welding, and resistance welding. In addition to resin sealing materials, there are also ceramic and glass sealing materials.

このように接続線の=部、特に断線したり腐蝕され難い
締を貴金属以外の低コスト材料にて構成することにより
、全体として信頼性を損わないで装置の低コスト化を連
成できる。この場合、接続線を2種類以上とすることに
より接続作業は別機械を行わねばならないがトータルコ
ストとして1anよりも低減される。
In this way, by constructing the = section of the connecting wire, especially the fasteners that are not easily broken or corroded, from a low-cost material other than precious metals, it is possible to reduce the cost of the device without sacrificing overall reliability. In this case, by using two or more types of connection wires, the connection work must be performed using a separate machine, but the total cost is lower than 1an.

ここで、本発明は主に貴金属線を1部非貴金属線に置き
換え材料コスト低減を計ることであるが、逆に信頼性の
面から従来非金属一種類で接続IIを使用していたもの
を49に腐蝕し易いところ又番1断線し易いところをし
―い材質である貴金属−を使用し信頼性を向上させる目
的で使用することも出来る。
Here, the present invention is mainly aimed at reducing material costs by replacing some of the noble metal wires with non-noble metal wires, but conversely, from the viewpoint of reliability, the connection II, which conventionally used only one type of non-metal, has been replaced with a non-noble metal wire. It is also possible to use noble metal, which is a material that protects the parts that are easily corroded and the parts that are easily broken, for the purpose of improving reliability.

また、前記説明は接続線を接続する場合について説明し
たが半導体装置のある構造のものは第3図に示す如(素
子11にバンプ15と称して接続線に代る央起を有して
おり、接続線を使わずに素子11の面を下にしバンプ1
5を弄してリード13と接続するものもめる。この場合
もパンツの材質をls類とせず、付けるべき相手方の材
質V考九傷麺性とコストをバラン子を取り数種蒙の材質
にすることが考えられる。
In addition, although the above description has been made regarding the case where connection lines are connected, a semiconductor device with a certain structure has a central part called a bump 15 on the element 11 in place of the connection line, as shown in FIG. , without using connection wires, place element 11 face down and bump 1.
Play around with 5 and find the one that connects to lead 13. In this case as well, instead of using the same material as the pants, it is conceivable to consider the material of the other party to be attached, take into consideration the fragility and cost, and use several different materials.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の断面図、°第2図は本発明装置の断面図
、第31!1は変彫例の断面図である。 1.11・・・素子、2,12・・・ta纏、3,13
・・・リード、4,14・・・レジン、15・・・)(
ンッ。 第  1  図 第  2  図 /2 第  3t!21
Fig. 1 is a sectional view of a conventional device, Fig. 2 is a sectional view of the device of the present invention, and Fig. 31!1 is a sectional view of a modified example. 1.11...Element, 2,12...TA wrap, 3,13
...Reed, 4,14...Resin, 15...)(
Hmm. Figure 1 Figure 2/2 3rd t! 21

Claims (1)

【特許請求の範囲】[Claims] 1、素子とリードとを襞IIR−にて接続を行なう半導
体装置において、前記接続線に2種線上の材質の線材を
使用したことを特徴とする半導体装置。
1. A semiconductor device in which an element and a lead are connected by a fold IIR-, characterized in that a wire made of a material similar to that of a type 2 wire is used for the connection line.
JP56187018A 1981-11-24 1981-11-24 Semiconductor device Pending JPS5889851A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56187018A JPS5889851A (en) 1981-11-24 1981-11-24 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56187018A JPS5889851A (en) 1981-11-24 1981-11-24 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS5889851A true JPS5889851A (en) 1983-05-28

Family

ID=16198752

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56187018A Pending JPS5889851A (en) 1981-11-24 1981-11-24 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS5889851A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5093281A (en) * 1988-07-13 1992-03-03 Mitsubishi Denki Kabushiki Kaisha method for manufacturing semiconductor devices

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5093281A (en) * 1988-07-13 1992-03-03 Mitsubishi Denki Kabushiki Kaisha method for manufacturing semiconductor devices

Similar Documents

Publication Publication Date Title
US5496775A (en) Semiconductor device having ball-bonded pads
CN1739014B (en) Semiconductor pressure sensor and process for fabricating the same
JP2001196407A (en) Semiconductor device and method of forming the same
JPH11288962A (en) Bonding wire
US6528868B1 (en) Lead frame device and method for producing the same
US20100181675A1 (en) Semiconductor package with wedge bonded chip
JPS5889851A (en) Semiconductor device
JP3036498B2 (en) Semiconductor package
JPH0722567A (en) Molding resin sealed type semiconductor device and its manufacture
JPH04267544A (en) Semiconductor device
JPH09107062A (en) Semiconductor device and manufacture thereof
JPH10275820A (en) Gold alloy wire for bonding semiconductor device
JPS59181040A (en) Manufacture of semiconductor device
JPH0450741B2 (en)
JP2003258022A (en) Semiconductor device and its manufacturing method
JP3356259B2 (en) Wire-bonding method
JPH03274755A (en) Resin-sealed semiconductor device and manufacture thereof
KR0157193B1 (en) A structure of the known good die and its fabrication method
TW447091B (en) Packaged image sensor die structure and method of packaging the same
JPS62213270A (en) Lead frame for semiconductor device
JPS6351649A (en) Semiconductor device
JPS59194453A (en) Semiconductor device
JPH1137873A (en) Semiconductor pressure sensor
JPS62150729A (en) Semiconductor device
JPH02285649A (en) Semiconductor device