JPS5870670A - Failure information transfer system for exchange of duplex system - Google Patents

Failure information transfer system for exchange of duplex system

Info

Publication number
JPS5870670A
JPS5870670A JP16861181A JP16861181A JPS5870670A JP S5870670 A JPS5870670 A JP S5870670A JP 16861181 A JP16861181 A JP 16861181A JP 16861181 A JP16861181 A JP 16861181A JP S5870670 A JPS5870670 A JP S5870670A
Authority
JP
Japan
Prior art keywords
failure
control device
processor
information
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16861181A
Other languages
Japanese (ja)
Other versions
JPH0218626B2 (en
Inventor
Yukito Maejima
前島 幸仁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP16861181A priority Critical patent/JPS5870670A/en
Publication of JPS5870670A publication Critical patent/JPS5870670A/en
Publication of JPH0218626B2 publication Critical patent/JPH0218626B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q3/00Selecting arrangements
    • H04Q3/42Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54575Software application
    • H04Q3/54591Supervision, e.g. fault localisation, traffic measurements, avoiding errors, failure recovery, monitoring, statistical analysis

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
  • Exchange Systems With Centralized Control (AREA)

Abstract

PURPOSE:To transmit failure information from a failed system to a spare system accurately and smoothly, by directly accessing a communication controller from a processor of a remote system, through the content of a failure, when the failure takes place. CONSTITUTION:When a failure takes place in an act (0) system, failure type information, etc. is displayed on system controllers 4, 14. In this case, the display that the failure information is stored in a memory device 2 is done and when communication is possible, a processor 11 transmits an information reading instruction to a memory 20 via a bus 20, the stored information is read one after another and stored in a storage device 12. Further, when the display in a system controller 14 is a type of failure impossible for communication is informed, regardless of the presence/absence of the storage of the failure information of the system 0 to the memory device 2.

Description

【発明の詳細な説明】 本発明は、二重化の交換機での障害情報転送方式に関す
る。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a fault information transfer system in a duplex exchange.

一般に、二重化のプロセッサ・メモリ装置、通信制御装
置及びシステム制御装置から構成された系交絡のない交
換機において、二重化されたものの一方の系(片系)が
運転中で、他方の系が待機予備系である場合、運転中の
系で障害が発生すると、その障害情報を緊急に待機予備
系へ伝達して系切替を行う必要がある。その際、障害系
のプロセッサは系切替要求をシステム制御装置に送出す
る前に通信制御装置を介して障害情報を予備系のメモリ
に送出し、新たに運転動作に入る系より、保守者等へ障
害通知する方法が考えられる。然るに、この方法では以
下の欠点を持つ。
In general, in a switching system that is composed of a duplex processor/memory device, a communication control device, and a system control device without system confounding, one system (single system) of the duplex system is in operation while the other system is a standby standby system. In this case, if a fault occurs in the operating system, it is necessary to urgently transmit the fault information to the standby system and perform system switching. In this case, before sending a system switching request to the system control device, the faulty processor sends the fault information to the standby system memory via the communication control device, and the system that is newly in operation sends the fault information to the maintenance personnel, etc. One possible method is to notify the failure. However, this method has the following drawbacks.

(1)  障害系の動作が正常であるということが保障
できないので、障害系から正常系へ一方的に送る方法で
は、誤って正常系のメモリ内容を破壊する可能性がある
(1) Since it cannot be guaranteed that the operation of the faulty system is normal, the method of unilaterally sending data from the faulty system to the normal system may accidentally destroy the memory contents of the normal system.

(2)障害の内容によっては必ず障害情報が送られると
いう保障がない。
(2) Depending on the nature of the failure, there is no guarantee that failure information will always be sent.

本発明の目的は、障害系から予備系へと障害情報を正確
且つ円滑に伝送可能にしてなる障害情報転送方式を提供
するものである。
An object of the present invention is to provide a fault information transfer system that enables accurate and smooth transmission of fault information from a faulty system to a backup system.

本発明の要旨は、システム制御装置に障害内容を表示で
きる機能を付加し、且つ障害発生時に障の属するプロセ
ッサの代りに相手系のプロセッサから直接にアクセス可
能に構成せしめた点にある。
The gist of the present invention is to add a function to the system control device to display the details of the fault, and to enable direct access from a partner processor instead of the faulty processor when a fault occurs.

以下、本発明を図面により詳述する。Hereinafter, the present invention will be explained in detail with reference to the drawings.

図は本発明の2重系の交換機システムの実施例を示す図
である。0系Aはアクト系として使用し、1系Bはスタ
ンバイ系として使用する。θ系、1系共に、ハードウェ
ア的にはほとんど同じ構成より成る。自系はプロセッサ
1、メモリ装置2、。
The figure is a diagram showing an embodiment of a duplex exchange system of the present invention. 0 system A is used as an act system, and 1 system B is used as a standby system. Both the θ system and 1 system have almost the same hardware configuration. The own system has processor 1, memory device 2, and so on.

系プロセッサバス3、システム制御装置4、通信制御装
置5とよ構成る。1系はプロセッサ11、メモリ装置1
2.1系プロセツサバス13、システム制御装置14、
通信゛制御装置15とよ構成る。システム制御装置4と
14とは系間交差バス21によってインターフェースし
ている。通信制御装置5と15とは内部通信制御パス加
によってインターフェースしている。かかる系構成で、
定常運転時は自系がアクト系、1系がスタンバイ系とし
て運転され、アクト系でおる自系が障害発生時には1系
がアクト系、0系がスタンバイ系へと切替わる。この切
替えは、障害情報を自系のメモリに格納したが、通信不
能の旨をシステム制御装置に表示した後に系切替えを行
う。
It consists of a system processor bus 3, a system control device 4, and a communication control device 5. 1 system has processor 11 and memory device 1
2.1 processor bus 13, system control device 14,
It consists of a communication control device 15. The system controllers 4 and 14 are interfaced by an intersystem cross bus 21. The communication control devices 5 and 15 are interfaced by an internal communication control path. With such a system configuration,
During steady operation, the own system is operated as an active system and the 1st system is operated as a standby system, and when a failure occurs in the own system, which is an active system, the 1st system switches to an active system and the 0 system switches to a standby system. In this switching, failure information is stored in the memory of the own system, but system switching is performed after displaying on the system control device that communication is impossible.

システム制御装置4と14とはランプやキースイッチ等
を持つシステムコンンールでアリ、ソれぞれの系の稼動
状態を監視し、この監視により得られる情報は系間交差
バス21を弁して互いに相手のシステム制御装置に転送
される。上明監視悄skは、正常時の監視情報の他に内
部のハードウェア上からみた障害及びソフトウェア上か
らみた障害。
The system controllers 4 and 14 are system controllers that have lamps, key switches, etc., and monitor the operating status of each system, and the information obtained from this monitoring is used to valve the intersystem crossover bus 21. and then transferred to each other's system control device. In addition to monitoring information during normal operation, the Kamimei monitoring information also includes failures seen from the internal hardware perspective and failures seen from the software perspective.

その他、系として検出可能な障害状態情報、及び障害状
態情報更に障害発生時にメモリ装置2に障害情報が格納
されているか、否かの情報を含む。
In addition, it includes fault state information that can be detected as a system, fault state information, and information as to whether fault information is stored in the memory device 2 at the time of a fault occurrence.

更にこの監視情報はシステム制御装置4.14内に表示
(ラッチ)される。(更にシステム制御装置4.14は
、障害発生時忙メモリ装置2に障害情報が格納されてい
るか否かの表示を行う。以上は、システム制御装置4と
14との共通機能であるが、システム制御装置4はシス
テム制御装置14にない機能を持つ。この機能とは、0
系の故障時にl系全アクト系に、O系をスタンバイ系に
切替える切替え機能である。更に、システム制御装置1
4はその表示してなる監視情報からプロセッサ11によ
って監視を受ける。プロセッサ11は、障害発生時の障
害種別情報をみて、相手系、即ちアクト系である0系の
どの部分の障害発生かを確認し、必要な手当てをする。
Additionally, this monitoring information is displayed (latched) within the system controller 4.14. (Furthermore, the system control device 4.14 displays whether or not fault information is stored in the busy memory device 2 when a fault occurs.The above are common functions of the system control devices 4 and 14. The control device 4 has a function that the system control device 14 does not have.
This is a switching function that switches the L system to all active systems and the O system to standby system in the event of system failure. Furthermore, the system control device 1
4 is monitored by the processor 11 from the displayed monitoring information. The processor 11 looks at the fault type information at the time of fault occurrence, confirms in which part of the partner system, that is, the 0 system, which is the act system, the fault has occurred, and takes necessary measures.

障害の中で最大に影響を及ぼす障害はプロセッサ1の障
害である。従って手当ての主たるものはプロセッサ1の
障害情報の収集である。プロセッサ1の障害発生時には
、メモリ装置2に格納されているそれ迄の情報(障害情
報を含む)を自己のメモリ装置12に読取る処理を行う
Among the failures, the failure that has the greatest impact is the failure of the processor 1. Therefore, the main thing to do is to collect information on the failure of the processor 1. When a failure occurs in the processor 1, a process is performed to read the information (including failure information) stored in the memory device 2 to its own memory device 12.

格納情報の読取りはプロセッサ11が読取り命令を発生
し、通信制御装置15、バス20、通信制御装置5t−
経由してメモリ装置2に送出されることによって行われ
る。メモリ装置2から読出されたデータはパス3→通信
制御装置5→パス20→通信制御装置15→バス13→
メモリ装置12の経由でメモリ装置12に格納される。
To read the stored information, the processor 11 issues a read command, and the communication control device 15, bus 20, and communication control device 5t-
This is done by sending the data to the memory device 2 via the memory device 2. The data read from the memory device 2 is routed through path 3 → communication control device 5 → path 20 → communication control device 15 → bus 13 →
The information is stored in the memory device 12 via the memory device 12 .

この動作は、メモリ装置2がプロセッサ1の障害発生時
に、プロセッサ1の管理工から、プロセッサ11の管理
下に移ることを意味する。プロセッサ1の障害以外の障
害には、バス3、メモリ装置2、通信制御装置5、シス
テム制御装置4の各障害がある。これらの各障害には、
先のプロセッサ1の障害発生時と同じようにプロ゛セッ
サ11がメモリ装置2を自己の管理下に入れ、その状態
下でデータ格納処理を行い、その過程で各種のエラーチ
ェック処理の対象となる障害、と、各装置の電源断等の
通信不能な障害とがある。この通信不能な障害に対して
はその旨の表示がシステム制御装置になされ、正常系よ
りの通報処理がなされる。
This operation means that the memory device 2 is transferred from the management of the processor 1 to the management of the processor 11 when a failure occurs in the processor 1. Failures other than those in the processor 1 include failures in the bus 3, memory device 2, communication control device 5, and system control device 4. Each of these obstacles includes:
As in the case of the failure of the processor 1, the processor 11 puts the memory device 2 under its control, performs data storage processing under that state, and is subject to various error checking processes in the process. There are failures such as failures, and failures that make communication impossible, such as power failure of each device. In the case of this communication failure, a message to that effect is displayed on the system control device, and notification processing is performed from the normal system.

通信制御装置5.15はデータ通信に供している。A communication control device 5.15 is provided for data communication.

θ系と1系とが2重系である故に、正常時にはアクト系
であるO系での情報は必要最小限でスタンバイ系である
1系に送出されなければならない。
Since the θ system and the 1st system are dual systems, the minimum amount of information in the O system, which is the active system, must be sent to the 1st system, which is the standby system, under normal conditions.

この情報転送用として通信制御装置5.15が存在する
。障害情報の具体例としては、障害装置(部)の種別、
プロセッサのステータスレジスタの内容、プロセッサの
データレジスタの内容、プロセッサのアドレスレジスタ
の内容、障害頻度を示すエラーカウンタ群等がある。
A communication control device 5.15 exists for this information transfer. Specific examples of fault information include the type of faulty device (part),
These include the contents of the processor's status register, the contents of the processor's data register, the contents of the processor's address register, and a group of error counters indicating failure frequency.

動作を説明する。正常時には0系はアクト系として稼動
し、1系はスタンバイ系として待機している。稼動中の
アクト系では、プロセッサ1は必要な処理を行い、メモ
リ装置2との間で所定のデータの読出し書込みの処理が
行われている。また、他の端末等との間でもバス3を介
して必要なデータのやりとりを行っている。更に1シス
テム制御装[4はO系の監視を行い、障害発生時には障
害種別情報等の障害情報の表示(ラッチ)を行う。
Explain the operation. During normal operation, the 0 system operates as an active system, and the 1 system stands by as a standby system. In the active system in operation, the processor 1 performs necessary processing, and processes for reading and writing predetermined data to and from the memory device 2 are performed. In addition, necessary data is exchanged with other terminals via the bus 3. Furthermore, the 1 system control unit [4 monitors the O system, and displays (latches) fault information such as fault type information when a fault occurs.

スタンバイ系のシステム制御装置14は系間交差バス2
1 を介して上記システム制御装置4に表示される監視
情報を受けとり、同様に表示(ラッチ)している。通信
制御装置5は、バス3からの転送用の情報を受けとり、
バス20.通信制御装置15ヲ介してスタンバイ系釦転
送させている。この転送情報を受けた1系は、実質上0
系と同期状態がとられていることくなる。
The standby system control device 14 is connected to the intersystem crossover bus 2.
1 receives the monitoring information displayed on the system control device 4 and similarly displays (latches) it. The communication control device 5 receives information for transfer from the bus 3,
Bus 20. The standby system button is transferred via the communication control device 15. The 1st system that received this transfer information is essentially 0
This means that it is in synchronization with the system.

さて、アクト系で障害発生すると、その障害種別情報等
がシステム制御装置4.14に表示される。
Now, when a failure occurs in the act system, the failure type information and the like are displayed on the system control device 4.14.

障害種別情報には、3種類あり、第1はプロセッサ故障
(′11”)、第2は通信制御装置等の故障による通信
不能故障(”1’o″)、第3はメモリ装置2を実際に
プロセッサ11の管理下におきその上で故障の内容t−
認知する故障(01”)である。更に、障害を起した障
害系であるO系のメモリ装置2に障害情報が蓄積されて
いる場合には、その旨の表示がシステム制御装置4及び
14に表示される。従って、システム制御装置14内に
障害の発生が表示され、且つメモリ装置2に障害情報が
蓄積されている旨の表示がなされ、且つ通信可能であれ
ば、プロセッサ11は情報読取り命令をパス13→通信
制御装置15→バス加→通信制御装置5→バス3→メモ
リ装置2の経路でメモリ装置に送り、格納情報を次々に
読取る。この読取った情報は上記経路を逆の方向で通過
しメモリ装置12に格納される。
There are three types of failure type information: the first is a processor failure ('11''), the second is a communication failure due to a failure in the communication control device, etc. (``1'o''), and the third is when the memory device 2 is actually is placed under the control of the processor 11, and the details of the failure t-
This is a recognized failure (01").Furthermore, if failure information is stored in the memory device 2 of the O system, which is the failure system that caused the failure, a display to that effect is displayed on the system control devices 4 and 14. Therefore, if the occurrence of a failure is displayed in the system control device 14, the failure information is displayed in the memory device 2, and communication is possible, the processor 11 issues an information read command. is sent to the memory device via the path 13→communication control device 15→bus connection→communication control device 5→bus 3→memory device 2, and the stored information is read one after another.This read information is sent along the above path in the opposite direction. The data is passed through and stored in the memory device 12.

更に1システム制御装置14内での表示が通信不「二の
障害種別であれば、O系の障害情報のメモリ装置2への
格納の有無にかかわらず、1系をアクト系として立上げ
、通信不能の旨を通報する。また、第3の故障モード(
′01”)の時には、プロセッサ11が読取り命令を発
生し、読取り作業を行わせる。この作業の結果はエラー
チェックされ、エラーが起っていれば、その時点で対応
処理、例えば1系をアクト系として立上げ、エラーの旨
を通報する。
Furthermore, if the display in the 1-system control device 14 is "No communication" of the 2nd fault type, the 1-system is started up as the active system and the communication In addition, the third failure mode (
'01''), the processor 11 generates a read command and causes the read operation to be performed.The result of this operation is checked for errors, and if an error has occurred, the corresponding process, for example, system 1, is activated at that point. Start up as a system and report the error.

以上の動作によって障害系であるO系のメモリ装置2内
の゛格納情報は、正常系である1系のメモリ装置12に
規則正しく格納することができる。これによって、1系
をスタンバイ系からアクト系に切替える際に、1系が障
害系である0系の影響を受けないこと、特に障害情報が
メモリ装置2に有効に格納されていることが表示され、
且つこの表示をみてプロセッサ11が障害情報を読取っ
てメモリ装置121C格納させているために障害系であ
る0系の悪影響を正常系である1系は受けない。更に、
系切替えに際して、障害情報が正常系である1系のメモ
リ装置12に確実に格納させたことによって、系切替え
後の一系のアクト系への円滑な移行、0系の円清な切離
し作業を行うことができた。更に、Cれ以外の故障表示
に対しては、スタンバイ系であった1系は故障害情報を
メモリ装置12に格納していないため、故障による誤っ
た情報がメモリ装置12に格納されることはない。これ
により、スタンバイ系である1系はアクト系であった障
害系の悪影響をうけないことがわかる 以上の本発明によれば、二重化システムにおける障害系
の誤処理から正常系のメモリ装置の内容を保護し、障害
情報を確実に収集することができた。更に、システム制
御装置に障害系の障害種別及び障害情報の蓄積表示をさ
ぞたことにより、系間ダ差バスを介してスタンバイ系(
待機予備系)へ確実に障害種別及び障害情報の蓄積の有
無を通知できた。これにより、信頼性のある系切替が可
nヒになった。
By the above operation, the stored information in the memory device 2 of the O system, which is the faulty system, can be regularly stored in the memory device 12 of the normal system, the 1 system. As a result, when the 1st system is switched from the standby system to the active system, it is displayed that the 1st system is not affected by the faulty system 0 system, and in particular that the fault information is effectively stored in the memory device 2. ,
Furthermore, since the processor 11 reads the fault information upon seeing this display and stores it in the memory device 121C, the normal system 1 system is not affected by the faulty system 0 system. Furthermore,
By ensuring that the failure information is stored in the memory device 12 of system 1, which is the normal system, at the time of system switchover, a smooth transition of system 1 to the active system after system switchover and a smooth separation of system 0 can be achieved. I was able to do it. Furthermore, for failure indications other than C failure, the 1st system, which was a standby system, does not store failure information in the memory device 12, so incorrect information due to failure will not be stored in the memory device 12. do not have. As a result, it can be seen that the standby system 1 is not adversely affected by the faulty active system.According to the present invention, the contents of the normal system's memory device can be extracted from the faulty system's erroneous processing in the redundant system. We were able to securely collect fault information. Furthermore, by displaying the fault type and accumulated fault information of the fault system on the system control device, the standby system (
It was possible to reliably notify the failure type and whether failure information had been accumulated to the standby standby system. This has made reliable system switching possible.

【図面の簡単な説明】[Brief explanation of the drawing]

図は本発明の実施例図である。 1.11・・・プロセッサ、2.12・・・メモリ装置
、4゜14・・システム制御装置、5.15・・・通信
制御装置、代理人 弁理士 秋 本 正 実
The figure is an embodiment diagram of the present invention. 1.11...Processor, 2.12...Memory device, 4゜14...System control device, 5.15...Communication control device, Agent: Masami Akimoto, Patent Attorney

Claims (1)

【特許請求の範囲】 1通常時アクト系として稼動するO系プロセッサシステ
ムと、通常時スタンバイ系として稼動(待機)する1系
プロセツサシステムとよ構成る21系の交換機であって
、上記各プロセッサシステムは、プロセッサ・メモリ装
置、システム制御装置、通信制御装置、及びこれらの各
装置をインターフェースしてなる共通バスとより成り、
0系及び1系のプロセッサシステムのシステム制御装置
は系間交差バスによって接続され、0系及び1系のプロ
セッサシステムの通信制御装置は情報伝送用の通信制御
バスを介して接続された構成の2重系の交換機に於いて
、上記0系プロセツサシステムのシステム制御装置は該
0系内の障害を監視し障害発生時その障害種別を表示し
、且つ障害情報が該0系のメモリ装置に格納されたか否
かの表示を行い、上記1系プロセツサシステムのシステ
ム制御装置は上記0系の障害種別及び格納の有無を上記
系間交差バスを介して取込み表示を行い、上記1系のプ
ロセッサは該1系の一システム制御装置の表示内容をみ
て障害発生時で格納有りの時上記1系の共通バス、通信
制御装置、通信制御バス、θ系の通信制御装置、共通バ
スを弁して0系のメモリ装置に格納されてなる障害情報
を読取り1系のメモリ装置に格納させてなる構成とする
2重系の交換機の障害転送方式。 2、 アクト系の0系から1系への系切替えは、θ系の
システム制御装置での表示内容(ラッチを含む、以下同
じ)に従って行うと共に、その表示内容は、0系のメモ
リに障害情報が格納されたことを示す表示、又は通信不
能である旨の表示である特許請求の範囲第1項記載の障
害情報転送方式。
[Scope of Claims] 1 A 21-system switching system consisting of an O-system processor system that operates as an active system during normal times and a 1-system processor system that operates (standby) as a standby system during normal times, wherein each of the above-mentioned processors The system consists of a processor/memory device, a system control device, a communication control device, and a common bus that interfaces each of these devices.
The system control devices of the 0-system and 1-system processor systems are connected by an intersystem crossover bus, and the communication control devices of the 0-system and 1-system processor systems are connected via a communication control bus for information transmission. In the heavy-system switch, the system control device of the 0-system processor system monitors failures in the 0-system, displays the type of failure when a failure occurs, and stores the failure information in the memory device of the 0-system. The system control device of the 1-system processor system receives and displays the fault type and storage status of the 0-system via the inter-system crossover bus, and the 1-system processor system Look at the display contents of the 1 system control device of the 1 system, and if a failure occurs and there is storage, valve the 1 system common bus, communication control device, communication control bus, θ system communication control device, and common bus to 0. A fault forwarding method for a dual-system switch in which fault information stored in a memory device of one system is read and stored in a memory device of one system. 2. Act system switching from 0 system to 1 system is performed according to the display contents (including latches, the same applies hereinafter) on the θ system system control device, and the display contents include fault information in the 0 system memory. 2. The failure information transfer method according to claim 1, wherein the failure information transfer method is a display indicating that a message has been stored, or a display indicating that communication is impossible.
JP16861181A 1981-10-23 1981-10-23 Failure information transfer system for exchange of duplex system Granted JPS5870670A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16861181A JPS5870670A (en) 1981-10-23 1981-10-23 Failure information transfer system for exchange of duplex system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16861181A JPS5870670A (en) 1981-10-23 1981-10-23 Failure information transfer system for exchange of duplex system

Publications (2)

Publication Number Publication Date
JPS5870670A true JPS5870670A (en) 1983-04-27
JPH0218626B2 JPH0218626B2 (en) 1990-04-26

Family

ID=15871260

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16861181A Granted JPS5870670A (en) 1981-10-23 1981-10-23 Failure information transfer system for exchange of duplex system

Country Status (1)

Country Link
JP (1) JPS5870670A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02185149A (en) * 1989-01-12 1990-07-19 Toshiba Corp Electronic exchange
JP2011172011A (en) * 2010-02-18 2011-09-01 Fujitsu Telecom Networks Ltd Monitoring system
JP2016143187A (en) * 2015-01-30 2016-08-08 沖電気工業株式会社 Redundant communication apparatus and control method thereof

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02185149A (en) * 1989-01-12 1990-07-19 Toshiba Corp Electronic exchange
JP2011172011A (en) * 2010-02-18 2011-09-01 Fujitsu Telecom Networks Ltd Monitoring system
JP2016143187A (en) * 2015-01-30 2016-08-08 沖電気工業株式会社 Redundant communication apparatus and control method thereof

Also Published As

Publication number Publication date
JPH0218626B2 (en) 1990-04-26

Similar Documents

Publication Publication Date Title
JPH08227344A (en) Communication control equipment between duplex disk controllers
JP3555047B2 (en) Compound computer system
JPS5870670A (en) Failure information transfer system for exchange of duplex system
JP6134720B2 (en) Connection method
JP3420919B2 (en) Information processing device
JP3208885B2 (en) Fault monitoring system
JPH09274575A (en) Integrated system managing system
JPH11338724A (en) Standby system, standby method and recording medium
JPH0427239A (en) Control method for lan connecting device
JPH0424838A (en) Fault control system for multiprocessor
JP3363579B2 (en) Monitoring device and monitoring system
JP2575943B2 (en) Data transmission equipment
JP2600614B2 (en) An exchange system that can collect fault information
JPS6290068A (en) Auxiliary monitor system
KR100235570B1 (en) The method of the cluster management for the cluster management master system of the parallel ticom
JPS63279646A (en) Automatic restart processing system for network management equipment
JPH04268929A (en) Duplicated processor system
JPS6381538A (en) Duplicated information processing system with backup file and its operating method
JP2001075830A (en) Information processor
JPH11331194A (en) Device and system for monitor
JPH0320780B2 (en)
JP2002259154A (en) Fault tolerant computer system
JPH11126168A (en) Information processing system
JPH03111962A (en) Multiprocessor system
JPH07249014A (en) Multiprocessor system and terminal controller