JPS5826393A - Data transfer system - Google Patents
Data transfer systemInfo
- Publication number
- JPS5826393A JPS5826393A JP56123259A JP12325981A JPS5826393A JP S5826393 A JPS5826393 A JP S5826393A JP 56123259 A JP56123259 A JP 56123259A JP 12325981 A JP12325981 A JP 12325981A JP S5826393 A JPS5826393 A JP S5826393A
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- data transfer
- display
- screen
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Digital Computer Display Output (AREA)
Abstract
Description
【発明の詳細な説明】
この発明は、ＣＲＴなどのディスプレイ装置において、
表示データを装置内部で一旦編集してそれを表示させる
データ転送方式に関するものである。DETAILED DESCRIPTION OF THE INVENTION The present invention provides a display device such as a CRT.
This relates to a data transfer method in which display data is once edited inside the device and then displayed.
従来、表示データを編集して画面データを作成し１それ
を表示用メモリに転送する作業とメモリのリフレッシュ
作業を無関係に行っていた。このためメモリのリフレッ
シュ作業中は画面データの表示用メモリへの転送が中断
され、データの転送速度が落ちる次点があった。また、
画面データを作成する作業とメモリに転送する作業が平
行して行えないため、ＣＲＴ画面に表示されるまでに時
間がかかる欠点があった。Conventionally, the work of editing display data to create screen data and transferring it to a display memory was performed independently of the work of refreshing the memory. As a result, the transfer of screen data to the display memory is interrupted during memory refresh operations, resulting in a drop in data transfer speed. Also,
Since the work of creating the screen data and the work of transferring it to the memory cannot be done in parallel, there is a drawback that it takes time for the data to be displayed on the CRT screen.
この発明は上記の欠点を除去するためになされたもので
、メモリのリフレッシュに同期して画面データを転送す
るようにしたものである。以下、図面に基づいてこの発
明を訝明する。This invention was made to eliminate the above-mentioned drawbacks, and is designed to transfer screen data in synchronization with memory refresh. The present invention will be explained below based on the drawings.
図面はこの発明の一実施例を示すもので、１は編集した
画面データが記憶された画面データ格納メモリ、２はデ
ィスプレイに表示することが可能な表示用メモリ、３は
データ転送制御部、４はタイミング制御部、５はプロセ
ッサである。The drawing shows one embodiment of the present invention, in which 1 is a screen data storage memory in which edited screen data is stored, 2 is a display memory that can be displayed on a display, 3 is a data transfer control unit, and 4 is a display memory that can be displayed on a display. 5 is a timing control unit, and 5 is a processor.
次に動作について説明する。Next, the operation will be explained.
プロセッサ５は表示データを画面データに編集し、画面
データ格納メモリ１に書き込む。タイミンク制御部４は
メモリ・リフレッシュの時間になった時に、プロセッサ
５の動作を止め、データ転送制御部３に起動をかける。The processor 5 edits the display data into screen data and writes it into the screen data storage memory 1. When the memory refresh time comes, the timing control section 4 stops the operation of the processor 5 and activates the data transfer control section 3.
データ転送制御部３は起動をかげられると画面データ格
納メモリ１よりデータを読み出し１表示用メモリ２に書
き込む。When the data transfer control unit 3 is activated, it reads data from the screen data storage memory 1 and writes it into the display memory 2.
これにより画面データ格納メモリ１と表示用メモリ２に
メモリ・リフレッシュが同期して行われる。Thereby, memory refresh is performed in the screen data storage memory 1 and the display memory 2 in synchronization.
以上説明したようにこの発明は、メモリのリフレッシュ
に同期したデータ転送方式では、データ転送とメモリの
リフレッシュが同時に行われることにより、データ転送
の高速化ができ、また画面データを作成する作業と転送
する作業がタイムシェアリングにて行えるためＣＲＴ画
面に表示されるまでの時間を短縮する効果を有する。As explained above, in the data transfer method synchronized with memory refresh, data transfer and memory refresh are performed at the same time, which speeds up data transfer, and also allows screen data to be created and transferred simultaneously. This work can be done through time sharing, which has the effect of shortening the time required for display on the CRT screen.
図面はこの発明の一実施例を示すディスプレイニ
装置のデータ転送、メモリ・フレッシュ制御のブロック
図である。
図中、１は画面データ格納メモリ、２は表示用メモリ、
３はデータ転送制御部、４はタイミング制御部、５はプ
ロセッサである。
代理人 葛 野信−（外１名）The drawing is a block diagram of data transfer and memory refresh control of a display device showing an embodiment of the present invention. In the figure, 1 is screen data storage memory, 2 is display memory,
3 is a data transfer control section, 4 is a timing control section, and 5 is a processor. Agent: Nobu Kuzuno (1 other person)
Claims (1)
が周期的なリフレッシュを必要とするメモリにおいて、
データの転送をメモリのリフレッシュに同期して行うこ
とをｑＩ徴とするデータ転送方式。Between memories that require periodic refreshes, and in memories that require periodic refreshes,
A data transfer method whose qI characteristic is that data transfer is performed in synchronization with memory refresh.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56123259A JPS5826393A (en) | 1981-08-06 | 1981-08-06 | Data transfer system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56123259A JPS5826393A (en) | 1981-08-06 | 1981-08-06 | Data transfer system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5826393A true JPS5826393A (en) | 1983-02-16 |
Family
ID=14856132
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56123259A Pending JPS5826393A (en) | 1981-08-06 | 1981-08-06 | Data transfer system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5826393A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6270487A (en) * | 1985-09-25 | 1987-03-31 | Nippon Mining Co Ltd | Fuel oil composition and method of operating combustion device using same |
| JPH06166879A (en) * | 1992-11-30 | 1994-06-14 | Hisayoshi Toyoshima | Diesel engine fuel |
| US7304989B2 (en) | 2001-07-11 | 2007-12-04 | Nec Corporation | ATM cell/packet switch and communication control method using the same |
-
1981
- 1981-08-06 JP JP56123259A patent/JPS5826393A/en active Pending
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6270487A (en) * | 1985-09-25 | 1987-03-31 | Nippon Mining Co Ltd | Fuel oil composition and method of operating combustion device using same |
| JPH032480B2 (en) * | 1985-09-25 | 1991-01-16 | Nippon Mining Co | |
| JPH06166879A (en) * | 1992-11-30 | 1994-06-14 | Hisayoshi Toyoshima | Diesel engine fuel |
| US7304989B2 (en) | 2001-07-11 | 2007-12-04 | Nec Corporation | ATM cell/packet switch and communication control method using the same |
| US7944825B2 (en) | 2001-07-11 | 2011-05-17 | Nec Corporation | ATM cell/packet switch and communication control method using the same |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS52116025A (en) | Sectional display control system in display picture | |
| JPS5597630A (en) | Data transfer system for data process system | |
| WO1987004823A1 (en) | Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles | |
| JPS5826393A (en) | Data transfer system | |
| JPS5848293A (en) | Memory refreshing device | |
| JPS5230123A (en) | Time sharing using method of display memory | |
| JPS60107796A (en) | Control circuit of dynamic memory | |
| JPS5345942A (en) | Memory unit | |
| JPS5381018A (en) | Memory control system on disply unit | |
| JPS57189756A (en) | Numerical control device | |
| JPH06325566A (en) | Addressing method for frame data in memory | |
| JP2605058B2 (en) | Video processing system | |
| JPS6149862B2 (en) | ||
| JPH09102192A (en) | Refresh control method | |
| JPS5971194A (en) | Controlling system of dynamic memory | |
| JPH0512863A (en) | Refreshing method for image dual port memory | |
| JPS58169628A (en) | Method and device for display | |
| JPS61285556A (en) | Memory writing system | |
| JPS5385125A (en) | Refresh memory read/write control system in display unit | |
| JPS63285681A (en) | Video memory device | |
| JPS59177588A (en) | Animation display unit | |
| JPS626488A (en) | Memory refresh circuit | |
| JPS5457839A (en) | Display memory control system | |
| JP2001202777A (en) | Control device for sdram | |
| JPS6326183A (en) | Animation memory device |