JPS58169623A - Program loading system of communication control processor - Google Patents

Program loading system of communication control processor

Info

Publication number
JPS58169623A
JPS58169623A JP57052976A JP5297682A JPS58169623A JP S58169623 A JPS58169623 A JP S58169623A JP 57052976 A JP57052976 A JP 57052976A JP 5297682 A JP5297682 A JP 5297682A JP S58169623 A JPS58169623 A JP S58169623A
Authority
JP
Japan
Prior art keywords
computer
control program
breakdown
communication control
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP57052976A
Other languages
Japanese (ja)
Inventor
Akihiro Ichijo
一条 昭博
Fumio Hoshi
史雄 星
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57052976A priority Critical patent/JPS58169623A/en
Publication of JPS58169623A publication Critical patent/JPS58169623A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0748Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a remote unit communicating with a single-box computer node experiencing an error/fault
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Information Transfer Between Computers (AREA)
  • Computer And Data Communications (AREA)

Abstract

PURPOSE:To ensure an automatic countermeasure when a system has a fault, by deciding the state of the corresponding computer by means of a communication controller and then reporting the state of the computer to other computers so that a control program for reaction is supported when the system has a breakdown. CONSTITUTION:A diagnosing circuit 17 of a communication controller transmits a diagnosing signal to a computer for each set time of a timer 18. The computer sends back a delay signal if it is in a normal state. The circuit 17 monitors the delay signal and sets a state register when no answer is received. A breakdown deciding circuit 19 decides a breakdown and gives an interruption to a processing part 12 via an interruption reception register 21. The part 12 informs the breakdown of the corresponding computer to other constitution system which works normally through circuits via a transmitting part 11. Then the part 12 requires the supply of a control program from another computer to cope with the breakdown and performs a countermeasure process based on the control program.

Description

【発明の詳細な説明】 (イ)発明め分野 本発明は回線を介して結合されている計算機間システム
における通信制御処理装置のプログラムロード方式に係
り、特に障害ψ等によシある計算機がダウンし九時にお
ける通信制御処理装置によるシステム維持のための対応
方法に関する。
DETAILED DESCRIPTION OF THE INVENTION (a) Field of the Invention The present invention relates to a program loading method for a communication control processing device in a system between computers connected via a line. This invention relates to a method for maintaining a system by a communication control processing device at 9:00 p.m.

(ロ)従来技術    ゛ 従来より通信回線を介して結合された計算機間システム
において、計遅機のチャネルに接続されロセサー:以下
CCPと通称する)はチャネル側の計算機の支配下にあ
り、CCPの業務を実行するためのCCPの制御プログ
ラムもシステム起ち上り時にはチャネル側の計算機にサ
ポートされロードされていた。従ってシステム起ち上9
時、あるいはシステム稼動中において該当の計算機がダ
ウンしている時には、上記CCPはサポートを受けられ
ないのでCCPの機能が大幅に低下し七ししていること
を認識出来ないので障害時KsPけLシステム対応も人
間(計算機の操作者)が行なわねば出来なかりた。
(b) Prior art ``Conventionally, in a system between computers connected via a communication line, a processor connected to a channel of a delay timer (hereinafter referred to as CCP) is under the control of a computer on the channel side, The CCP control program for executing tasks was also supported and loaded on the channel side computer when the system was started up. Therefore, system startup 9
When the system is running and the computer in question is down, the above CCP cannot receive support, so the functions of the CCP will be significantly reduced, and it will not be possible to recognize that the computer is down. System support had to be done by humans (computer operators).

0号 発明の目的 本発明はこうし九背景に基き成され九奄のであシ、本発
明の目的はCCPは動作可能状態であるシステムにおい
て、ある計算機がダウンしたとき該当の計算機に接続さ
れたCCPが該当の計SVaの状態を判断し、該判断に
基き現状を他の111機に報告するとともに、該当の計
算機ダウン時の対応用の制御プログラムを、他のダウン
していない計算機よp先側のCCPlに介してサポート
してもらうことによって、システムの障害時における対
応を自動化することであり、本発明の%黴は上記目的を
実現するために回1痰を介して結合される計算機関の通
信制御を実行するための4i制御プログラムを格納する
記憶部と、些制御プログラムを計算機のチャネル経由で
該記憶部にロードする手段と、回線経由でリードする手
段な有する通信制御処l装置にシいて、上記チャネル側
の計算機がダウン中か正常状態か判定する手段と、上記
判定がダウン中の時に結果を制御プログラムに通知する
手段と、上記判定が正常状態に復旧した時に結果を制御
グ日”グラムに通知する手段を有し、上記ダウン時には
回線を経由して上記計算機以外の計算機から制御プログ
ラムロードを行い、上記計算機が復旧した時はチャネル
経由で制御プログラムのロードを行う様に制御すること
である。
No. 0 Object of the Invention The present invention is based on the above-mentioned background, and the object of the invention is to connect the CCP to the corresponding computer when it goes down in a system where the CCP is in an operational state. The CCP determines the status of the corresponding total SVa, and based on the judgment, reports the current status to the other 111 computers, and also sends the control program for responding to the computer down to other computers that are not down. The purpose of the present invention is to automate the response in the event of system failure by having support through the CCPl on the side, and in order to realize the above purpose, the computing engine connected through the sputum A communication control processing device having a storage section for storing a 4i control program for executing communication control, means for loading the minor control program into the storage section via a channel of a computer, and means for reading it via a line. and a means for determining whether the computer on the channel side is down or in a normal state, a means for notifying the control program of the result when the above determination is down, and a means for transmitting the result to the control program when the above determination returns to the normal state. It has a means of notifying the computer, and when the computer goes down, the control program is loaded from a computer other than the computer via the line, and when the computer is restored, the control program is loaded via the channel. It is to be.

に)発明の実施例 以下、本発明をより具体的に説明するため実施例を引い
て説明する。
B) Examples of the invention In order to explain the present invention more specifically, examples will be given below.

第1図は本発明の一実施例に係るシステムの構成の説明
図、図中1は計算機、1mは計算機のチャネル、2は通
信制御処庖装置<CCP)、2mはチャネルアダプタ部
、2bは記憶部を含む処理部、2cは回線制御および交
信制御部、3は回線交換機、4は別の計算i、4aはチ
ャネル、5は別の通f!i制御処理装置(CCP)、5
1に、 5 be 5 cは夫々2a、 zb、 2c
に対応するチャネルアダプタ部、記憶部を含む処理部1
回線制御および交信制御部である。なお、回線交換機は
必須l!素ではなく結合する計算機が少い場合は直結さ
れて−良い。
FIG. 1 is an explanatory diagram of the configuration of a system according to an embodiment of the present invention. In the figure, 1 is a computer, 1m is a channel of the computer, 2 is a communication control processing device <CCP), 2m is a channel adapter section, and 2b is a 2c is a line control and communication control unit; 3 is a line exchange; 4 is another calculation i; 4a is a channel; 5 is another communication f! i control processing unit (CCP), 5
1, 5 be 5 c are respectively 2a, zb, 2c
Processing unit 1 including a channel adapter unit and a storage unit corresponding to
This is a line control and communication control section. In addition, a line switch is required! If the number of computers to be connected is small, it may be directly connected.

こうし、た構成のシステムにおいて、システムたち上9
時あるは制御プログツム更新時に、CCP2あるい杜5
は夫々計算機1あるいは4のサポートを受けて記憶部に
制御プログラムを格納して、譲制御プpグラムに゛より
通信制御を行う。なお、立ち上り時の手順など非常に基
本的な階層のプログラム紘各CCP内にあらかじめ不揮
発で保夢しているものとする。また正常動作時のCCP
の作業内容は送信電文の交信データ形式への変換9編集
と受信電文の解読、接続計算機への処理依頼を主とする
。第2図は本発明の一実施例の説明図で、第1図のC0
P2の詳細構成を示すものである。
In a system with this configuration, the system
Sometimes, when updating the control program, CCP2 or Mori5
With the support of the computer 1 or 4, respectively, a control program is stored in a storage section, and communication control is performed by a transfer control program. It is assumed that a very basic level program such as the startup procedure is stored in advance in each CCP in a non-volatile manner. Also, CCP during normal operation
The work mainly consists of editing the transmitted message into a communication data format, decoding the received message, and requesting the connected computer for processing. FIG. 2 is an explanatory diagram of one embodiment of the present invention, in which C0 in FIG.
This shows the detailed configuration of P2.

図中、10と11は夫々回、線側に対する送信、受信部
、12は演算および命令制御を行う処理部、13と14
は計算機のチャネルに対する送偏、受信部、15と16
はメモリで夫々主記憶部と基本プログラムの入りた固定
メモリ部を示す。また、17は計算機O状IM診断に係
る診断回路、18は診断周期を設定するタイマ、19と
20は大慶計算機のダウン、復旧状態の判定回路、21
は処理w512に対する割込の受付レジスタである。ま
た太線はデータライン、細線は制御信号ラインを示し、
矢印は伝達方向を示す。また亀は診断信号、bはレディ
信号を示す。第3図は実施例の構成の診断制御に関する
説明図でおり、動作のタイムチャートを示す。また、第
4図は一実施例の作業手順の説明図で、フローチャート
表現のものである。
In the figure, 10 and 11 are transmission and reception units for the line side, 12 is a processing unit that performs calculations and command control, and 13 and 14
are the sending bias for the computer channel, the receiving section, 15 and 16
indicate a main memory section and a fixed memory section containing basic programs, respectively. In addition, 17 is a diagnostic circuit related to IM diagnosis of the computer's O status, 18 is a timer for setting the diagnosis cycle, 19 and 20 are circuits for determining whether the Daikei computer is down or in a recovery state, and 21
is an interrupt acceptance register for processing w512. Also, thick lines indicate data lines, thin lines indicate control signal lines,
Arrows indicate the direction of transmission. Further, the turtle indicates a diagnostic signal, and b indicates a ready signal. FIG. 3 is an explanatory diagram regarding diagnostic control of the configuration of the embodiment, and shows a time chart of operations. Further, FIG. 4 is an explanatory diagram of the work procedure of one embodiment, and is expressed as a flowchart.

第2図の構成においての各lθ〜161では通常のデー
タ処理用の構成部分であシ、17〜20までは本願本発
明に係る計算機の状態診断あるいは監視用に用意される
ものである。
In the configuration of FIG. 2, lθ to 161 are components for normal data processing, and 17 to 20 are provided for diagnosing or monitoring the state of the computer according to the present invention.

まづ、システム起ち上シ時を考えるとき、CCP2に電
源が投入されると固定メモリ16中の基本的な制御手順
に従いf&a手順を実行すると、−かんとして診断回路
17を働かせると診断回路17はタイマ18の設定時間
毎に計算i側に診断信号を送出する。そして、計算機は
状態が正常ならばレディ信号を返送して来る。そして、
診断回路17は該レディ信号を監視し、所定時間内に応
答がなければダウン状態を記憶する状態レジスタのダウ
ンビットを例えば(0)に設定すると、ダウン判定回路
19は該状態レジスタの起ち上夛を検出してダウンを判
定し、割込受付レジスタ21を介して処理部12に割込
み、処理部は送信部11を介して回線を通じて正常動作
している他の構成システムに対して当該計算機1がダウ
ンしていることを通知するとともに、他の計算機例えば
4よりダウン時に対処するための制御プログラムの供給
を求め、供給された対処用のπ1ノ御プログラムを受信
部lOを経由してメモリの主記憶部15に取り込み、以
後該制御プログラムに基づく対応処理を行う。なお、診
断回路17はタイマ18の周期でCCP2が対応レベル
の処理を実行中も定期的に当該引算機1の状態を監視し
ており、もし計算機1が復旧してレディ18号が帰って
くると診断回路17内の前記状態レジスタの復旧ビット
を例えば(1)に設定し、復旧判定回路20は該状態レ
ジスタの起ち下夛を検出して復旧を判定し、割込受付レ
ジメタ21を介して処理部12に報告する。そして処理
部12は骸判定結果に基づいて割込み、チャネル送信部
13および受信部14を経由して復旧した計算機1よ)
システムを正規に稼動させるための制御プログラムを主
記憶部15に取り込み、以後は該制御プログラムに基づ
く正常時の処理を行う。
First, when considering system start-up, when the power is turned on to the CCP 2 and the F&A procedure is executed according to the basic control procedure in the fixed memory 16, then when the diagnostic circuit 17 is activated, the diagnostic circuit 17 A diagnostic signal is sent to the calculation i side every set time of the timer 18. Then, if the computer is in normal condition, it returns a ready signal. and,
The diagnostic circuit 17 monitors the ready signal, and if there is no response within a predetermined time, the down bit of the status register that stores the down status is set to (0), for example, and the down determination circuit 19 determines whether the status register is up or down. is detected to determine that the computer 1 is down, and an interrupt is sent to the processing unit 12 via the interrupt acceptance register 21. In addition to notifying that the computer is down, it requests the supply of a control program to deal with the downtime from another computer, for example 4, and sends the supplied control program to the main memory via the receiving unit IO. The data is imported into the storage unit 15, and thereafter corresponding processing is performed based on the control program. The diagnostic circuit 17 periodically monitors the status of the subtraction machine 1 at the cycle of the timer 18 even while the CCP 2 is executing processing at the corresponding level, and if the computer 1 is restored and Lady 18 returns. When this occurs, the recovery bit of the status register in the diagnostic circuit 17 is set to (1), for example, and the recovery determination circuit 20 detects the start-down of the status register and determines recovery, and then sends the status register via the interrupt reception register 21. and reports it to the processing unit 12. Then, the processing unit 12 interrupts the computer 1 based on the corpse determination result, and restores the computer 1 via the channel transmission unit 13 and reception unit 14)
A control program for operating the system normally is loaded into the main storage unit 15, and thereafter normal processing is performed based on the control program.

勿論システム稼動時にどれかの計算機、例えば1がダウ
ンする場合についても同様である。
Of course, the same applies if any computer, for example 1, goes down during system operation.

第4図のフローチャートは、以上説明して来た計算機に
対する診断と診断結果に基づき制御プログラムを入れ替
える割込状態における作業の部分の手順を示したもので
ある。
The flowchart in FIG. 4 shows the procedure of the work in the interrupt state of diagnosing the computer described above and replacing the control program based on the diagnosis results.

な説明したように本発明によれば、システム起動時ある
いはシステム稼動中にある計算機がダウンしていて4、
当該計算機に接続しているCCPはただちに状態を検知
し、て制御プログラムを入れ替えることによ)自動的に
対応処理が取れるし、復旧時にも状態を検知して復旧処
置が自動的に取れるため計算機に障害がおζす、ダウン
した場合のシステム管理上の状況判断とそれに基づく相
応の対応処理がすみやかに行え、システム運用上の被害
を最小限に停め得るという特徴ある効果を生ずる。
As explained above, according to the present invention, if a computer is down at system startup or while the system is running,
The CCP connected to the computer in question can immediately detect the status and automatically take action (by replacing the control program), and at the time of recovery, the computer can detect the status and automatically take recovery measures. In the event that a system failure occurs or goes down, the system management situation can be quickly determined and appropriate response processing based on the judgment can be carried out quickly, resulting in the unique effect that damage to system operation can be minimized.

【図面の簡単な説明】[Brief explanation of drawings]

第1図り本発明の一実施例に係るシステムの説明図、 第2図は本発明の一実施例の説明図、 第3図は同診断制御に関する説明図、 第4図は同作業手順の説明図である。 図中、1と4は計算機、2と5は通信制御処理装置(c
cp )、12は処理部、17はタイマ、18は診断回
路、19と20はダウンと復旧の判定回路、21はヨ1
】込受付レジスタ、15と16はメモリ。 躬1図
The first diagram is an explanatory diagram of a system according to an embodiment of the present invention. The second diagram is an explanatory diagram of one embodiment of the present invention. The third diagram is an explanatory diagram of the diagnostic control. The fourth diagram is an explanation of the work procedure. It is a diagram. In the figure, 1 and 4 are computers, 2 and 5 are communication control processing units (c
cp), 12 is a processing unit, 17 is a timer, 18 is a diagnostic circuit, 19 and 20 are down and recovery judgment circuits, 21 is Yo1
]Include reception register, 15 and 16 are memories. Figure 1

Claims (1)

【特許請求の範囲】[Claims] 回線を介して結合される計算機間の通信制御を実行すゐ
ための制御プログラムを格納する記憶部と、咳制御プロ
グラムを計算1表のチャネル経由で該記憶部にロードす
る手段と、回線経由でロードする手段を有する通信制御
処理装置において、上記チャネル側の計J機がダウン中
か正淋状態か判定する手段と、上記判定がダウン中の時
に結果を制御プログラムに通知する手段と、上記判定が
正常状態に復旧した時に粕果を制御プログラムに通知す
る手段を有し、上記ダウン時には回線を経由して上記計
算機以外の計算機から制御プログラムのロードを行い、
上記計算機が復旧した時はチャネル経由で制御グログ2
ムのロードを行うことを特徴とする通信制御処理装置の
プログラムロード方式。
a storage unit for storing a control program for executing communication control between computers connected via a line; means for loading a cough control program into the storage unit via a channel in Table 1; In a communication control processing device having a means for loading, means for determining whether the total J machine on the channel side is down or in a normal state, means for notifying the control program of the result when the above-mentioned determination is down, and the above-mentioned determination has a means for notifying the control program of the lees when the computer is restored to a normal state, and when the computer goes down, the control program is loaded from a computer other than the computer via the line,
When the above computer is restored, control log 2 is sent via the channel.
A program loading method for a communication control processing device characterized by loading a program.
JP57052976A 1982-03-31 1982-03-31 Program loading system of communication control processor Pending JPS58169623A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57052976A JPS58169623A (en) 1982-03-31 1982-03-31 Program loading system of communication control processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57052976A JPS58169623A (en) 1982-03-31 1982-03-31 Program loading system of communication control processor

Publications (1)

Publication Number Publication Date
JPS58169623A true JPS58169623A (en) 1983-10-06

Family

ID=12929921

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57052976A Pending JPS58169623A (en) 1982-03-31 1982-03-31 Program loading system of communication control processor

Country Status (1)

Country Link
JP (1) JPS58169623A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6250944A (en) * 1985-08-30 1987-03-05 Hitachi Ltd Loading system for micro program
JPH01113851A (en) * 1987-10-28 1989-05-02 Hitachi Ltd Start-up test system for program

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6250944A (en) * 1985-08-30 1987-03-05 Hitachi Ltd Loading system for micro program
JPH01113851A (en) * 1987-10-28 1989-05-02 Hitachi Ltd Start-up test system for program

Similar Documents

Publication Publication Date Title
JPS58169623A (en) Program loading system of communication control processor
JPH02151926A (en) Terminal equipment switching system
JP3420919B2 (en) Information processing device
JPH0764930A (en) Mutual monitoring method between cpus
JP3298239B2 (en) Equalization method for redundant control system
JP2998804B2 (en) Multi-microprocessor system
JP2699291B2 (en) Power failure processing device
US6480466B1 (en) Terminal switching apparatus and method
JPH0534877B2 (en)
JPS62226736A (en) Data equalizing method for duplicated system
JP2879480B2 (en) Switching system when redundant computer system loses synchronization
JPS60222945A (en) Backup system for abnormality or the like
JP3012491B2 (en) Micro diagnostic method for duplexer
JP2531831B2 (en) Network network communication status monitoring device
JPS62212865A (en) Multiprocessor control system
JPS62105243A (en) Recovery device for system fault
JPH02310755A (en) Health check system
JPH04305758A (en) Information processor
JPH0832676A (en) Exchange system capable of collecting fault information
JPS5917918B2 (en) Failure handling method
JPS62226742A (en) Polling transmission control system
JPS597971B2 (en) I/O device control method
JPH0320780B2 (en)
JP2004227288A (en) Automated equipment failure restoring system, method, and program
JPH08115237A (en) Printer diagnostic system