JPS5815187A - Multi-function electronic clock - Google Patents

Multi-function electronic clock

Info

Publication number
JPS5815187A
JPS5815187A JP56113829A JP11382981A JPS5815187A JP S5815187 A JPS5815187 A JP S5815187A JP 56113829 A JP56113829 A JP 56113829A JP 11382981 A JP11382981 A JP 11382981A JP S5815187 A JPS5815187 A JP S5815187A
Authority
JP
Japan
Prior art keywords
heavy load
oscillation
circuit
time
load device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56113829A
Other languages
Japanese (ja)
Other versions
JPH0325756B2 (en
Inventor
Hiroshi Yabe
宏 矢部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Suwa Seikosha KK
Original Assignee
Seiko Epson Corp
Suwa Seikosha KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp, Suwa Seikosha KK filed Critical Seiko Epson Corp
Priority to JP56113829A priority Critical patent/JPS5815187A/en
Publication of JPS5815187A publication Critical patent/JPS5815187A/en
Publication of JPH0325756B2 publication Critical patent/JPH0325756B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G04HOROLOGY
    • G04GELECTRONIC TIME-PIECES
    • G04G3/00Producing timing pulses

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Electric Clocks (AREA)
  • Electromechanical Clocks (AREA)

Abstract

PURPOSE:To stabilize start of oscillation, by inhibiting heavy load driving for a constant interval of time when starting the oscillation, and preventing a supply voltage drop. CONSTITUTION:When a circuit 7 for detecting turn-on of an electric power supply, or oscillation stop of an oscillating circuit 1 detects each state, timing circuits 8, 9 are reset, and a driving signal 5 to a heavy load device 6 such as a lighting equipment, a sound generating device, etc. is obstructed. Subsequently, until a constant interval of time passes after reset of the timing circuits 8, 9 have been released, it is continuously obstructed to supply the driving signal 5 to the heavy load device 6, by which a drop of supply voltage can be prevented. Accordingly, start of the oscillating circuit 1 is executed stably.

Description

【発明の詳細な説明】 本発明は、重負荷装置を有する電子時計に関し、特に該
電子時計の時間標準となる信号な発生する発振回路の発
Il開始時の重負荷コンドロールに関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an electronic timepiece having a heavy load device, and more particularly to a heavy load controller at the time of starting oscillation of an oscillation circuit that generates a signal serving as a time standard for the electronic timepiece.

本発明の目的は、発振回路の発振を確実に起動させるた
めの重負荷1ントロ一ル方式を得るこ゛とである。
An object of the present invention is to obtain a heavy load single control system for reliably starting oscillation of an oscillation circuit.

従来、重負荷装置を有する電子時計においては、電源投
入等による発振開始時に重負荷の制御は行なわれていな
かった。従って、発振が安定する以前に、重負荷装置が
駆動を始めることがありた。最近では、電子時計の小型
、薄型化が進められ、それに共なって電源として使用す
る電池も小型、薄型化されたものが使用されており、特
に電子腕時計においてはこの傾向が強くなっている。こ
のような電池は内部インピーダンスが高く、重負荷装置
を駆動する様な大きな電流を流すと電圧降下を生じてし
まう。このため、発振が安定する以前に、重負荷装置が
駆動を始め電源電圧降下が起こると、発振が不安定にな
ったり、停止してしまうことがある。特上低温では、電
池の内部インピーダンスが増大するので、この危険性が
増して(る。
Conventionally, in an electronic timepiece having a heavy load device, heavy load control has not been performed at the time of starting oscillation by turning on the power or the like. Therefore, the heavy load device may start driving before the oscillation stabilizes. Recently, electronic watches have become smaller and thinner, and along with this, batteries used as power sources have also become smaller and thinner, and this trend has become particularly strong in electronic wristwatches. Such a battery has a high internal impedance, and when a large current such as that used to drive a heavy load device is passed through the battery, a voltage drop occurs. Therefore, if a heavy load device starts driving and a power supply voltage drop occurs before the oscillation is stabilized, the oscillation may become unstable or stop. At particularly low temperatures, this risk increases because the battery's internal impedance increases.

本発明は、斯かる問題を排除切安定した発振を起動させ
る方式を与えるものであり、以下図面により詳細な説明
を加える。
The present invention eliminates such problems and provides a method for starting stable oscillation, and will be described in detail below with reference to the drawings.

第1図は、本発明による電子時計の電子回路の構成例で
ある。
FIG. 1 shows an example of the configuration of an electronic circuit of an electronic timepiece according to the present invention.

第1図において、唱は時間標準となる信号を発生する発
振回路であり、2は分周回路で時間標準信号を分周し1
秒周期の信号(02)を作り出す、3は時刻カウンタ群
であり、1秒周期の信号を用いて時刻を計測する。4は
機能制御回路であり、電子時計が有する、照明装置、音
響発生装置等の重負荷装置も含む各機能制御を司り、各
重負荷装置の駆動信号5も作り出す。6は重負荷装置で
あり、入力が論理「1」である時、動作する。7は電源
の投入を検出するパフ−、オン検出回路乃至発振の停止
を検出する発振停止検出回路であり、それヤれの状態を
検出している時はrOJを出力する。8及び!はそれぞ
れ、Dタイプ−7リツプ・7 Hyプ8(以下、 1F
 / IFと略す)、マスタータイプ響ラッチ9であり
、両者で分周回路2より得られる1秒周期信号(ob)
を基準信号として時間を計測するタイマー回路を構成し
、さらに夏ムMDデー)10.11と共に重負荷駆動禁
止第2図は、第1図の回路のタイ之ングψチャートであ
る。
In Figure 1, numeral 2 is an oscillation circuit that generates a time standard signal, and numeral 2 is a frequency divider circuit that divides the time standard signal into 1
A time counter group 3 generates a signal (02) with a second period, and measures time using a signal with a one second period. Reference numeral 4 denotes a function control circuit, which controls various functions of the electronic watch, including heavy load devices such as lighting devices and sound generators, and also generates drive signals 5 for each heavy load device. 6 is a heavy load device, which operates when the input is logic "1". Reference numeral 7 denotes a puff/on detection circuit for detecting power-on or an oscillation stop detection circuit for detecting the stop of oscillation, which outputs rOJ when detecting a failed state. 8 and! are D type-7 Lip, 7 Hyp 8 (hereinafter referred to as 1F), respectively.
/ IF), a master type Hibiki latch 9, and a 1-second periodic signal (ob) obtained from the frequency divider circuit 2.
2 is a timing ψ chart of the circuit shown in FIG. 1.

第2゛図において、OLは分周回路′2より得られる1
秒周期信号、iは検出回路7の出力で、8の7/? 、
9のラッチのリセット信号となっており、論理「0」で
それぞれに9セツトをかける。互は8の1/νの出力で
あり、輩は9のラッチの出力である。リセット信号iが
rOJのときは、麓も「0」であり、又iが「1」にな
ってからは8.9から構成されるタイマー回路の働きで
、少なくともt秒(t<1)以上、MはrOJのまt’
iii定される0MがrOJである期間は、重負荷駆動
信号5は1 ’0 、11の頁ムII)ゲートで禁止さ
れるので、重負荷装置6のAfiはrOJとなり重負荷
は駆動しない。
In Fig. 2, OL is 1 obtained from frequency divider circuit '2.
Second period signal, i is the output of the detection circuit 7, 7/? of 8? ,
This is a reset signal for 9 latches, and 9 sets are applied to each of them at logic "0". Each is the output of 1/v of 8, and the other is the output of the latch of 9. When the reset signal i is rOJ, the bottom is also "0", and after i becomes "1", the timer circuit consisting of 8.9 is used for at least t seconds (t<1) , M is rOJ'
During the period in which the determined 0M is rOJ, the heavy load drive signal 5 is 1'0 and is inhibited by the page II) gate 11, so Afi of the heavy load device 6 becomes rOJ and the heavy load is not driven.

以上の様に、本発明によれば発振開始時に一定時間重負
荷駆動を禁止し電源電圧降下を防ぐことができるため、
安定した発振を起動させることが可能となる。また、発
振回路の特性等により、重負荷駆動禁止時間を変更する
としても、タイツ−回路の僅かな変更で容易に適用可能
である。さらに、使用するタイマー回路は本実施例に限
定されるものではなく、本発明の実施には種々のタイ!
二回路を用いることが可能である。
As described above, according to the present invention, heavy load driving can be prohibited for a certain period of time at the start of oscillation to prevent power supply voltage drop.
It becomes possible to start stable oscillation. Furthermore, even if the heavy load driving prohibition time is changed depending on the characteristics of the oscillation circuit, this can be easily applied by making slight changes to the tights circuit. Furthermore, the timer circuit used is not limited to this embodiment, and various tie circuits may be used to implement the present invention.
It is possible to use two circuits.

【図面の簡単な説明】[Brief explanation of drawings]

第1図・・・・・・本発明による電子時計の電子回路構
成例 第2図・・・・・・第1図の回路のタイセング・チャー
ジ 以上 出願人 株式会社諏訪精工舎 代理人 弁理士 最上  務
Figure 1: Example of the electronic circuit configuration of an electronic watch according to the present invention Figure 2: Tizing and charging of the circuit shown in Figure 1 Applicant: Suwa Seikosha Co., Ltd. Agent Patent Attorney Mogami duties

Claims (1)

【特許請求の範囲】[Claims] 照明装置、音響発生装置の重負荷のうち、少な(とも1
つ以上を有する電子時計において、時間標準となる信号
を発生する発振回路の発振開始時に一定時間前記重負荷
の駆動を禁止する重負荷駆動禁止回路を有することを特
徴とする多機能電子時計。
Among the heavy loads of lighting equipment and sound generation equipment,
What is claimed is: 1. A multi-function electronic timepiece comprising: a heavy load driving prohibition circuit that prohibits driving of the heavy load for a certain period of time when an oscillation circuit that generates a time standard signal starts oscillating;
JP56113829A 1981-07-20 1981-07-20 Multi-function electronic clock Granted JPS5815187A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56113829A JPS5815187A (en) 1981-07-20 1981-07-20 Multi-function electronic clock

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56113829A JPS5815187A (en) 1981-07-20 1981-07-20 Multi-function electronic clock

Publications (2)

Publication Number Publication Date
JPS5815187A true JPS5815187A (en) 1983-01-28
JPH0325756B2 JPH0325756B2 (en) 1991-04-08

Family

ID=14622081

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56113829A Granted JPS5815187A (en) 1981-07-20 1981-07-20 Multi-function electronic clock

Country Status (1)

Country Link
JP (1) JPS5815187A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5168159A (en) * 1974-12-11 1976-06-12 Citizen Watch Co Ltd SUISHOHATSUSHINKAIRO
JPS5483475A (en) * 1977-12-15 1979-07-03 Matsushita Electric Works Ltd Electronic time striking circuit
JPS5517246A (en) * 1978-07-19 1980-02-06 Matsushita Electric Ind Co Ltd Manufacturing method of conical motor core
JPS5660381A (en) * 1979-10-23 1981-05-25 Sanyo Electric Co Ltd Electronic timepiece with cell life display

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5168159A (en) * 1974-12-11 1976-06-12 Citizen Watch Co Ltd SUISHOHATSUSHINKAIRO
JPS5483475A (en) * 1977-12-15 1979-07-03 Matsushita Electric Works Ltd Electronic time striking circuit
JPS5517246A (en) * 1978-07-19 1980-02-06 Matsushita Electric Ind Co Ltd Manufacturing method of conical motor core
JPS5660381A (en) * 1979-10-23 1981-05-25 Sanyo Electric Co Ltd Electronic timepiece with cell life display

Also Published As

Publication number Publication date
JPH0325756B2 (en) 1991-04-08

Similar Documents

Publication Publication Date Title
US4463440A (en) System clock generator in integrated circuit
EP0150316B1 (en) Clock generator
JPH0390169A (en) Heart equipment implantable into body
US6580665B1 (en) Electronic timepiece having power generating function
JPH0450629B2 (en)
JPS5815187A (en) Multi-function electronic clock
GB1598387A (en) Electronic watches
US6496078B1 (en) Activating on-chip oscillator using ring oscillator
JPS6266189A (en) Electronic clock
JPH076155A (en) Single chip microcomputer
US4247932A (en) Electronic timepiece
JPH05303444A (en) Clock signal feeder
EP0173052A2 (en) Microcomputer clock circuit
JP2830216B2 (en) Standby circuit
JPS60141003A (en) Timing signal generator
JPH11298250A (en) Starting system for crystal oscillation circuit
JPH0763146B2 (en) Standby circuit
JPS60105026A (en) Microcomputer
JPS6029751Y2 (en) electronic clock
JPS63268015A (en) Power source and driving circuit for computer
JPS58204386A (en) Integrated circuit for electronic clock
JPH1068763A (en) Timing signal generating circuit
JPH0352087B2 (en)
JPH0552104B2 (en)
JPH049336B2 (en)