JPS5760591A - Temporary correction system of stationary storage device - Google Patents

Temporary correction system of stationary storage device

Info

Publication number
JPS5760591A
JPS5760591A JP13628980A JP13628980A JPS5760591A JP S5760591 A JPS5760591 A JP S5760591A JP 13628980 A JP13628980 A JP 13628980A JP 13628980 A JP13628980 A JP 13628980A JP S5760591 A JPS5760591 A JP S5760591A
Authority
JP
Japan
Prior art keywords
control information
instruction
circuit
rom1
correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13628980A
Other languages
Japanese (ja)
Inventor
Minoru Yokota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP13628980A priority Critical patent/JPS5760591A/en
Publication of JPS5760591A publication Critical patent/JPS5760591A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)

Abstract

PURPOSE:To realize the correction for the storage information of a stationay storage device, by forming the selecting function of the control information with the selection of outputs of a zero checking circuit and a prescribed storage circuit and a prescribed storage circuit. CONSTITUTION:The system includes an ROM1 that stores the control information, a writable storage device 2 constituted with the register file, an RAM3, an instruction register 4 that holds the control information, zero checking circuit 5 that uses the changed control information in place of the control information read out from the ROM1, and selector circuit 6 and 7 that set the address information at the area to which a correction is desired plus the changed control information. When an instruction B required for the correction is read out from the ROM1, the register number ''2'' that stores a changed instruction B' is simultaneously read out from the RAM3. Then the instruction B' is read out from the device 2. In this case, the circuit 5 controls the outputs of the ROM1 all to zero. the instruction B' is set to the register 4 based on the result of a wired OR to carry out the correction.
JP13628980A 1980-09-30 1980-09-30 Temporary correction system of stationary storage device Pending JPS5760591A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13628980A JPS5760591A (en) 1980-09-30 1980-09-30 Temporary correction system of stationary storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13628980A JPS5760591A (en) 1980-09-30 1980-09-30 Temporary correction system of stationary storage device

Publications (1)

Publication Number Publication Date
JPS5760591A true JPS5760591A (en) 1982-04-12

Family

ID=15171684

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13628980A Pending JPS5760591A (en) 1980-09-30 1980-09-30 Temporary correction system of stationary storage device

Country Status (1)

Country Link
JP (1) JPS5760591A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52153633A (en) * 1976-06-16 1977-12-20 Toshiba Corp Memory correcting system
JPS5335A (en) * 1976-06-23 1978-01-05 Toshiba Corp Contents rewriting method for fixed memory
JPS54160141A (en) * 1978-06-09 1979-12-18 Nec Corp Read only memory unit with correcting function

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52153633A (en) * 1976-06-16 1977-12-20 Toshiba Corp Memory correcting system
JPS5335A (en) * 1976-06-23 1978-01-05 Toshiba Corp Contents rewriting method for fixed memory
JPS54160141A (en) * 1978-06-09 1979-12-18 Nec Corp Read only memory unit with correcting function

Similar Documents

Publication Publication Date Title
KR830009518A (en) Data Processing System for Parallel Processing
IT8219597A0 (en) CONTROL EQUIPMENT ON AN ELECTRONIC MUSICAL INSTRUMENT EQUIPPED WITH AT LEAST ONE SYNTHESIZER.
JPS51141537A (en) Memory access control device
JPS55153058A (en) Sector file control system
JPS5760591A (en) Temporary correction system of stationary storage device
JPS55119747A (en) Microprogram control unit
JPS5785161A (en) Image magnifying and reducing system
JPS5481045A (en) Data processor
JPS5621859A (en) Photocomposer
JPS52133738A (en) Caluculation control system
JPS5785148A (en) Instruction sequence control device
JPS5381018A (en) Memory control system on disply unit
JPS5794849A (en) Microprogram controller
JPS56147246A (en) Program control device
JPS5535234A (en) Ic test equipment
JPS53136436A (en) Screen-split controller
JPS56127255A (en) Automatic operating device
JPS5330245A (en) Test method for logical unit system
JPS5246738A (en) Information processing equipment
JPS52119039A (en) Input output controlling device
JPS57197653A (en) Control device of microprogram
JPS5492142A (en) Communication controller
JPS57106958A (en) Data processor
JPS55116145A (en) Microprogram controller
JPS56152059A (en) Program debugging system