JPS5723247A - Manufacture of bonding pad - Google Patents

Manufacture of bonding pad

Info

Publication number
JPS5723247A
JPS5723247A JP9839280A JP9839280A JPS5723247A JP S5723247 A JPS5723247 A JP S5723247A JP 9839280 A JP9839280 A JP 9839280A JP 9839280 A JP9839280 A JP 9839280A JP S5723247 A JPS5723247 A JP S5723247A
Authority
JP
Japan
Prior art keywords
oxide film
foundation
irregularities
pad
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9839280A
Other languages
Japanese (ja)
Inventor
Ichiro Fujita
Toshihiko Ono
Masataka Mizukoshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP9839280A priority Critical patent/JPS5723247A/en
Publication of JPS5723247A publication Critical patent/JPS5723247A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H01L2224/05558—Shape in side view conformal layer on a patterned surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4807—Shape of bonding interfaces, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4845—Details of ball bonds
    • H01L2224/48451—Shape
    • H01L2224/48453—Shape of the interface with the bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)

Abstract

PURPOSE:To increase a displacement section area and to improve a bonding strength with a wire by forming irregularities on a foundation (oxide film) surface of a pad and then bonding a metal layer through oxide film etching in forming an element. CONSTITUTION:Before manufacturing, irregularities are fomed on the surface of a foundation member 2 (usually an oxide film) where a bonding pad is to be provided. A pattern which provides, for instance, slit-shaped openings to a pad region is added to a photmask in the process of oxide film etching. Oxydizing treatment after this etching generates an oxide film in the openings, to produce an uneven foundation. Differences of height in each irregularities are so settled that they are close to the thickness of a film 3 of a metal (Al or Al alloy) which is compressed to the foundation. This structure will increase the surface area contacting a head member 4 of a wire and prevent slipping transformation on the border surface with the oxide film 2, thus providing sufficient bonding strength.
JP9839280A 1980-07-18 1980-07-18 Manufacture of bonding pad Pending JPS5723247A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9839280A JPS5723247A (en) 1980-07-18 1980-07-18 Manufacture of bonding pad

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9839280A JPS5723247A (en) 1980-07-18 1980-07-18 Manufacture of bonding pad

Publications (1)

Publication Number Publication Date
JPS5723247A true JPS5723247A (en) 1982-02-06

Family

ID=14218567

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9839280A Pending JPS5723247A (en) 1980-07-18 1980-07-18 Manufacture of bonding pad

Country Status (1)

Country Link
JP (1) JPS5723247A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7931412B2 (en) 2008-11-14 2011-04-26 Brown Garrett W Extendable camera support and stabilization apparatus
JP2012015242A (en) * 2010-06-30 2012-01-19 Mitsubishi Electric Corp Wire bonding method, wire bonding structure, and method of manufacturing semiconductor device
US8142083B2 (en) 2008-11-14 2012-03-27 Brown Garrett W Extendable camera support and stabilization apparatus
US8506180B2 (en) 2008-11-14 2013-08-13 Garrett W. Brown Extendable camera support and stabilization apparatus

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7931412B2 (en) 2008-11-14 2011-04-26 Brown Garrett W Extendable camera support and stabilization apparatus
US8142083B2 (en) 2008-11-14 2012-03-27 Brown Garrett W Extendable camera support and stabilization apparatus
US8506180B2 (en) 2008-11-14 2013-08-13 Garrett W. Brown Extendable camera support and stabilization apparatus
JP2012015242A (en) * 2010-06-30 2012-01-19 Mitsubishi Electric Corp Wire bonding method, wire bonding structure, and method of manufacturing semiconductor device

Similar Documents

Publication Publication Date Title
SE9500849D0 (en) Methods for the manufacture of micromachined structures and micromachined structures manufactured using such methods
JPS5430777A (en) Manufacture of semiconductor device
JPS5723247A (en) Manufacture of bonding pad
TW328167B (en) Method for manufacturing lead frame
JPS61172362A (en) Bonding electrode structure
JPS55156339A (en) Forming method of bump electrode
JPS6412553A (en) Manufacture of semiconductor device
JPS6254945A (en) Lead frame for ic
JPS56150829A (en) Manufacture of aperture iris
SU626968A1 (en) Female doe for manufacturing single-step phase optical elements
JPS569161A (en) Grinding method for ceramic or crystallized substrate
JPS5740943A (en) Semiconductror device
JPH02158160A (en) Manufacture of lead frame
JPS5637674A (en) Manufacture of semiconductor device
JPS56110283A (en) Manufacture of embedded circuit structure-type semiconductor laser device
JPS5720374A (en) Method of forming crossover in thermal head
JPS57185929A (en) Applying method for protective coating material for annealing to anisotropic silicon steel plate
JPS5618412A (en) Manufacture of semiconductor element
JPS56116656A (en) Manufacturing of high-density wiring pattern
JPS629658A (en) Manufacture of alloy-base belt material for lead frame
JPS5830948B2 (en) Cloisonné and its manufacturing method
JPH05302181A (en) Method for etching metallic thin sheet
JPS5347778A (en) Production of semiconductor device
JPS5785247A (en) Formation of fetch electrode
JPS59191332A (en) X-ray mask