JPS57114953A - Method and circuit of check bit generation - Google Patents
Method and circuit of check bit generationInfo
- Publication number
- JPS57114953A JPS57114953A JP56001190A JP119081A JPS57114953A JP S57114953 A JPS57114953 A JP S57114953A JP 56001190 A JP56001190 A JP 56001190A JP 119081 A JP119081 A JP 119081A JP S57114953 A JPS57114953 A JP S57114953A
- Authority
- JP
- Japan
- Prior art keywords
- group
- circuit
- output
- check bit
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/19—Single error correction without using particular properties of the cyclic codes, e.g. Hamming codes, extended or generalised Hamming codes
Abstract
PURPOSE:To simplify a check bit generating circuit, by giving periodicity in block unit to an H matrix, and obtaining a check bit from an information bit split and sequentially applied by each block. CONSTITUTION:For example, information bits I1-I32 are split into 4 blocks B1-B4 of one word 8-bit to constitute an H matrix MX and a specified periodicity is given in the block unit of HMX. The 1st 8th column of information bits of each block of the HMX are applied to input terminals b1-b8 of a logical circuit group 10 consisting of trees of EX-OR, and the output of the circuit group 10 is inputted to a register group 20 via an EX-OR gate group 30. The gate group 30 takes exclusive logical sum of outputs between the circuit group 10 and register group 20 and the result is applied to the register group 20 again. The exculsive logical sum of all the inputs of the circuit group 10 and the logical product of control signals C4-C7 constitute the output of a control gate group 40 and the output is applied to gates 34-37 to output the check bits C1- C7 from the register group 20.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56001190A JPS57114953A (en) | 1981-01-09 | 1981-01-09 | Method and circuit of check bit generation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56001190A JPS57114953A (en) | 1981-01-09 | 1981-01-09 | Method and circuit of check bit generation |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57114953A true JPS57114953A (en) | 1982-07-17 |
Family
ID=11494526
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56001190A Pending JPS57114953A (en) | 1981-01-09 | 1981-01-09 | Method and circuit of check bit generation |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57114953A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0067301A2 (en) * | 1981-06-05 | 1982-12-22 | Ibm Deutschland Gmbh | Device for the generation of check bits for data word protection |
-
1981
- 1981-01-09 JP JP56001190A patent/JPS57114953A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0067301A2 (en) * | 1981-06-05 | 1982-12-22 | Ibm Deutschland Gmbh | Device for the generation of check bits for data word protection |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES2097742T3 (en) | KEY SERIES GENERATOR. | |
US4276444A (en) | Synthetic-speech calculators | |
EP0294632A3 (en) | Logical synthesis | |
US3725875A (en) | Probability sort in a storage minimized optimum processor | |
JPS6471327A (en) | Apparatus for compressing data | |
JPS57114953A (en) | Method and circuit of check bit generation | |
GB2184579A (en) | A multi-stage parallel binary adder | |
US4860241A (en) | Method and apparatus for cellular division | |
JPS57199379A (en) | Vector encoding device | |
GB1528954A (en) | Digital attenuator | |
SU1741155A1 (en) | Device for defining complement of a set | |
SU840889A1 (en) | Device for comparing binary numbers | |
JPS5640343A (en) | Data converting method | |
JP3008691B2 (en) | Code conversion circuit | |
SU864279A1 (en) | Number comparator | |
SU1211717A1 (en) | Device for determining average value of n numbers | |
SU1218383A1 (en) | Device for adding numbers | |
JPS5745642A (en) | Bit processing method for microcomputer | |
SU1619261A1 (en) | Random number generator | |
SU1211759A1 (en) | Multichannel device for editing | |
GB1390052A (en) | Number squaring apparatus | |
JPS57168342A (en) | Data converting circuit | |
SU1383276A1 (en) | Device for edit color correction of reproduced images | |
SU840885A1 (en) | Code comparing device | |
SU955037A1 (en) | M from n code adder |